The Impact of Modern FPGA Architectures on Neural Hardware: A Case Study of the TOTEM Neural Processor

McBader, Stephanie, Lee, Peter, Sartori, Alvise (2004) The Impact of Modern FPGA Architectures on Neural Hardware: A Case Study of the TOTEM Neural Processor. In: Neural Networks, 2004. Proceedings. 2004 IEEE International Joint Conference on. IEEE International Joint Conference on Neural Networks (IJCNN) , 4. pp. 3149-3154. IEEE ISBN 0-7803-8359-1. (doi:10.1109/IJCNN.2004.1381178) (The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided)

The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided. (Contact us about this Publication)
Official URL
http://dx.doi.org/10.1109/IJCNN.2004.1381178

Abstract

The implementation of neural processors in hardware is a very challenging task. However, recent advances in programmable architectures facilitate this task by providing the fundamental hardware blocks for building neural structures. Using the TOTEM neural processor as a case study, this paper reports on the main advantages of implementing neural hardware on programmable logic devices such as FPGAs.

Item Type: Conference or workshop item (Paper)
DOI/Identification number: 10.1109/IJCNN.2004.1381178
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800 Electronics (see also: telecommunications)
Divisions: Faculties > Sciences > School of Engineering and Digital Arts > Instrumentation, Control and Embedded Systems
Depositing User: Yiqing Liang
Date Deposited: 16 Aug 2009 19:48 UTC
Last Modified: 28 May 2019 13:44 UTC
Resource URI: https://kar.kent.ac.uk/id/eprint/8697 (The current URI for this page, for reference purposes)
  • Depositors only (login required):