An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors

Paschalakis, Stavros, Lee, Peter, Bober, M. An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors. In: 13th International Conference on Field Programmable Logic and Applications (FPL 2003), 2003 September, Lisbon, Portugal. (The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided) (KAR id:7535)

The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided. (Contact us about this Publication)

Item Type:	Conference or workshop item (UNSPECIFIED)
Subjects:	T Technology > TK Electrical engineering. Electronics. Nuclear engineering > TK7800 Electronics
Divisions:	Divisions > Division of Computing, Engineering and Mathematical Sciences > School of Engineering and Digital Arts
Depositing User:	Yiqing Liang
Date Deposited:	29 Jun 2011 13:58 UTC
Last Modified:	16 Feb 2021 12:19 UTC
Resource URI:	https://kar.kent.ac.uk/id/eprint/7535 (The current URI for this page, for reference purposes)

University of Kent Author Information

Lee, Peter.

Creator's ORCID:
CReDIT Contributor Roles:

Depositors only (login required):

Download Statistics

Total unique views for this document in KAR since July 2020. For more details click on the image.