An Efficient Implementation of a 2D DWT on FPGA

Wisdom, Michael, Lee, Peter (2007) An Efficient Implementation of a 2D DWT on FPGA. In: FPL07. . (doi:10.1109/fpl.2007.4380651) (The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided) (KAR id:5846)

The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided.
Official URL: https://doi.org/10.1109/fpl.2007.4380651

Item Type:	Conference or workshop item (Paper)
DOI/Identification number:	10.1109/fpl.2007.4380651
Subjects:	T Technology > TK Electrical engineering. Electronics. Nuclear engineering > TK7800 Electronics > TK7880 Applications of electronics > TK7895.E42 Embedded computer systems
Divisions:	Divisions > Division of Computing, Engineering and Mathematical Sciences > School of Engineering and Digital Arts
Depositing User:	Yiqing Liang
Date Deposited:	13 Aug 2008 11:05 UTC
Last Modified:	05 Nov 2024 09:38 UTC
Resource URI:	https://kar.kent.ac.uk/id/eprint/5846 (The current URI for this page, for reference purposes)

University of Kent Author Information

Lee, Peter.

Creator's ORCID:
CReDIT Contributor Roles:

Depositors only (login required):

Altmetric

Download Statistics

Total unique views for this document in KAR since July 2020. For more details click on the image.