Skip to main content

An Evaluation of Intel's Restricted Transactional Memory for CPAs

Ritson, Carl G. and Barnes, Frederick R.M. (2013) An Evaluation of Intel's Restricted Transactional Memory for CPAs. In: Welch, Peter H. and Barnes, Frederick R.M. and Broenink, Jan F. and Chalmers, Kevin and Pedersen, Jan B. and Sampson, Adam T., eds. Communicating Process Architectures 2013 Proceedings of the 35th WoTUG Technical Meeting. Open Channel Publishing, pp. 271-291. ISBN 978-0-9565409-7-3. (KAR id:36939)

PDF Publisher pdf
Language: English
Download (2MB) Preview
[thumbnail of 9780956540973_020.pdf]
This file may not be suitable for users of assistive technology.
Request an accessible format


With the release of their latest processor microarchitecture, codenamed Haswell, Intel added new Transactional Synchronization Extensions (TSX) to their processors' instruction set. These extensions include support for Restricted Transactional Memory (RTM), a programming model in which arbitrary sized units of memory can be read and written in an atomic manner. This paper describes the low-level RTM programming model, benchmarks the performance of its instructions and speculates on how it may be used to implement and enhance Communicating Process Architectures.

Item Type: Book section
Uncontrolled keywords: Transactional Synchronization Extensions, TSX, Restricted Transactional Memory, RTM, transactional memory, performance
Subjects: Q Science > QA Mathematics (inc Computing science) > QA 76 Software, computer programming,
Divisions: Divisions > Division of Computing, Engineering and Mathematical Sciences > School of Computing
Depositing User: Frederick Barnes
Date Deposited: 27 Nov 2013 04:44 UTC
Last Modified: 16 Nov 2021 10:13 UTC
Resource URI: (The current URI for this page, for reference purposes)
  • Depositors only (login required):


Downloads per month over past year