Emulating Digital Logic using Transputer Networks (Very High Level Parallelism = Simplicity = Performance)

Welch, Peter H. (1987) Emulating Digital Logic using Transputer Networks (Very High Level Parallelism = Simplicity = Performance). In: Proceedings of the Parallel Architectures and Languages Europe International Conference. Springer-Verlag Lecture Notes in Computer Science , 258. pp. 357-373. Springer-Verlag, Eindhoven, Netherlands (The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided) (KAR id:20929)

The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided.

Item Type:	Conference or workshop item (UNSPECIFIED)
Additional information:	sponsored by the CEC ESPRIT Programme
Subjects:	Q Science > QA Mathematics (inc Computing science) > QA 76 Software, computer programming,
Divisions:	Divisions > Division of Computing, Engineering and Mathematical Sciences > School of Computing
Depositing User:	Mark Wheadon
Date Deposited:	28 Jul 2009 20:46 UTC
Last Modified:	05 Nov 2024 09:58 UTC
Resource URI:	https://kar.kent.ac.uk/id/eprint/20929 (The current URI for this page, for reference purposes)

University of Kent Author Information

Welch, Peter H..

Creator's ORCID:
CReDIT Contributor Roles:

Depositors only (login required):

Download Statistics

Total unique views for this document in KAR since July 2020. For more details click on the image.