C-slow retimed parallel histogram architectures for consumer imaging devices

Cadenas, Jose O., Sherratt, Robert Simon, Huerta, Pablo, Kao, Wen-Chung, Megson, Graham M. (2013) C-slow retimed parallel histogram architectures for consumer imaging devices. IEEE Transactions on Consumer Electronics, 59 (2). pp. 291-295. ISSN 0098-3063. (doi:10.1109/TCE.2013.6531108)

Abstract

A parallel pipelined array of cells suitable for real-time computation of histograms is proposed. The cell architecture builds on previous work obtained via C-slow retiming techniques and can be clocked at 65 percent faster frequency than previous arrays. The new arrays can be exploited for higher throughput particularly when dual data rate sampling techniques are used to operate on single streams of data from image sensors. In this way, the new cell operates on a p-bit data bus which is more convenient for interfacing to camera sensors or to microprocessors in consumer digital cameras.

Item Type:	Article
DOI/Identification number:	10.1109/TCE.2013.6531108
Uncontrolled keywords:	Parallel Histograms, Pipelined Array, FPGA, Digital Imaging, Image Processing.
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800 Electronics (see also: telecommunications) > TK7880 Applications of electronics (inc industrial & domestic)
Divisions:	Faculties > Sciences > School of Engineering and Digital Arts Faculties > Sciences > School of Engineering and Digital Arts > Instrumentation, Control and Embedded Systems
Depositing User:	Jose Oswaldo Cadenas
Date Deposited:	05 Oct 2016 08:28 UTC
Last Modified:	29 May 2019 17:51 UTC
Resource URI:	https://kar.kent.ac.uk/id/eprint/57359 (The current URI for this page, for reference purposes)
Cadenas, Jose O.:	https://orcid.org/0000-0003-4152-6458