Skip to main content

Implementation and Applications of Logarithmic Signal Processing on an FPGA

Chaudhary, Mandeep (2016) Implementation and Applications of Logarithmic Signal Processing on an FPGA. Doctor of Philosophy (PhD) thesis, University of Kent. (KAR id:55184)

PDF
Language: English
Download (16MB) Preview
[img]
Preview

Abstract

This thesis presents two novel algorithms for converting a normalised binary floating point number into a binary logarithmic number with the single-precision of a floating point number. The thesis highlights the importance of logarithmic number systems in real-time DSP applications. A real-time cross-correlation application where logarithmic signal processing is used to simplify the complex computation is presented.

Finally a novel prototype of an FPGA-based four channel correlation velocimetry system is presented. The system operates at a higher sampling frquency than previous published work and outputs the new result after every new sample it receives. The system works at a sampling frequency of 195.31 kHz and a sample resolution of 12 bits. The prototype system calculates a delay in a range of 0 to 2.6 ms with a resolution of 5.12 us.

Item Type: Thesis (Doctor of Philosophy (PhD))
Thesis advisor: Lee, Peter
Uncontrolled keywords: Computer arithmetic, function evaluation, piecewise linear approximation, table-based methods, uniform segmentation, Electrostatic sensors, Field programmable gate arrays, Signal processing, Sensor systems and applications and Computer Arithmetic.
Subjects: T Technology > TA Engineering (General). Civil engineering (General) > TA168 Systems engineering
Divisions: Faculties > Sciences > School of Engineering and Digital Arts
Depositing User: Users 1 not found.
Date Deposited: 28 Apr 2016 13:00 UTC
Last Modified: 29 May 2019 17:16 UTC
Resource URI: https://kar.kent.ac.uk/id/eprint/55184 (The current URI for this page, for reference purposes)
  • Depositors only (login required):

Downloads

Downloads per month over past year