Baghaie, M. and Kuo, S. and McLoughlin, Ian Vince (2004) FPGA implementation of space-time block coding systems. In: Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication. IEEE, pp. 591-594. ISBN 0-7803-7938-1. (doi:10.1109/CASSET.2004.1321957) (The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided) (KAR id:48779)
The full text of this publication is not currently available from this repository. You may be able to access a copy if URLs are provided. | |
Official URL: http://dx.doi.org/10.1109/CASSET.2004.1321957 |
Abstract
In this paper, the implementation of space-time block coding systems is discussed, particularly through the use of programmable logic such as FPGAs. The rationale for choice of such devices in preference to DSPs is discussed followed by an analysis of the design and development process and the methodologies employed in the design process. An example space-time system, time-reversal space-time block coding (TR-STBC) is discussed and implementation described.
Item Type: | Book section |
---|---|
DOI/Identification number: | 10.1109/CASSET.2004.1321957 |
Additional information: | Unmapped bibliographic data: Y1 - 2004/// [EPrints field already has value set] |
Uncontrolled keywords: | field programmable gate arrays; block codes; digital signal processing; space technology; logic devices; programmable logic arrays; programmable logic devices; process design; hardware; clocks |
Subjects: | T Technology |
Divisions: | Divisions > Division of Computing, Engineering and Mathematical Sciences > School of Computing |
Depositing User: | Ian McLoughlin |
Date Deposited: | 04 Sep 2015 13:10 UTC |
Last Modified: | 05 Nov 2024 10:32 UTC |
Resource URI: | https://kar.kent.ac.uk/id/eprint/48779 (The current URI for this page, for reference purposes) |
- Export to:
- RefWorks
- EPrints3 XML
- BibTeX
- CSV
- Depositors only (login required):