Skip to main content

Emulating Digital Logic using Transputer Networks (Very High Parallelism = Simplicity = Performance)

Welch, Peter H. (1989) Emulating Digital Logic using Transputer Networks (Very High Parallelism = Simplicity = Performance). Parallel Computing, 9 (2). pp. 257-272. ISSN 0167-8191. (KAR id:20890)

PDF
Language: English
Download (117kB) Preview
[img]
Preview

Abstract

Modern VLSI technology has changed the economic rules by which the balance between processing

impact on the design rules for the controlling software. In particular, the criteria for judging efficiency

the development of highly parallel and highly distributable algorithms based on occam and transputer

to reason (formally and informally) about their properties, the reusability of their components and some

are also given. As a vehicle for discussion, an interactive simulator is developed for checking the

functional and timing characteristics of digital logic circuits of arbitrary complexity.

Item Type: Article
Additional information: Published by North-Holland. This is an updated version of the paper of June 1987.
Subjects: Q Science > QA Mathematics (inc Computing science) > QA 76 Software, computer programming,
Divisions: Faculties > Sciences > School of Computing
Depositing User: Mark Wheadon
Date Deposited: 15 Jul 2009 11:41 UTC
Last Modified: 28 May 2019 13:59 UTC
Resource URI: https://kar.kent.ac.uk/id/eprint/20890 (The current URI for this page, for reference purposes)
  • Depositors only (login required):

Downloads

Downloads per month over past year