



# Kent Academic Repository

**JEFFREY, A, Riely, J, Batty, Mark, Cooksey, Simon, KAYSIN, I and PODKOPAEV, A (2022) *The Leaky Semicolon*. Principles of Programming Languages, 6 . pp. 1-30. ISSN 0743-9016.**

## Downloaded from

<https://kar.kent.ac.uk/95153/> The University of Kent's Academic Repository KAR

## The version of record is available from

<https://doi.org/10.1145/3498716>

## This document version

Publisher pdf

## DOI for this version

## Licence for this version

CC BY (Attribution)

## Additional information

## Versions of research works

### Versions of Record

If this version is the version of record, it is the same as the published version available on the publisher's web site. Cite as the published version.

### Author Accepted Manuscripts

If this document is identified as the Author Accepted Manuscript it is the version after peer review but before type setting, copy editing or publisher branding. Cite as Surname, Initial. (Year) 'Title of article'. To be published in *Title of Journal* , Volume and issue numbers [peer-reviewed accepted version]. Available at: DOI or URL (Accessed: date).

## Enquiries

If you have questions about this document contact [ResearchSupport@kent.ac.uk](mailto:ResearchSupport@kent.ac.uk). Please include the URL of the record in KAR. If you believe that your, or a third party's rights have been compromised through this document please see our [Take Down policy](https://www.kent.ac.uk/guides/kar-the-kent-academic-repository#policies) (available from <https://www.kent.ac.uk/guides/kar-the-kent-academic-repository#policies>).



# The Leaky Semicolon

Compositional Semantic Dependencies for Relaxed-Memory Concurrency

ALAN JEFFREY, Roblox, USA

JAMES RIELY, DePaul University, USA

MARK BATTY, University of Kent, UK

SIMON COOKSEY, University of Kent, UK

ILYA KAYSIN, JetBrains Research, Russia and University of Cambridge, UK

ANTON PODKOPAEV, HSE University, Russia

Program logics and semantics tell a pleasant story about sequential composition: when executing  $(S_1; S_2)$ , we first execute  $S_1$  then  $S_2$ . To improve performance, however, processors execute instructions out of order, and compilers reorder programs even more dramatically. By design, single-threaded systems cannot observe these reorderings; however, multiple-threaded systems can, making the story considerably less pleasant. A formal attempt to understand the resulting mess is known as a “relaxed memory model.” Prior models either fail to address sequential composition directly, or overly restrict processors and compilers, or permit nonsense thin-air behaviors which are unobservable in practice.

To support sequential composition while targeting modern hardware, we enrich the standard event-based approach with *preconditions* and *families of predicate transformers*. When calculating the meaning of  $(S_1; S_2)$ , the predicate transformer applied to the precondition of an event  $e$  from  $S_2$  is chosen based on the set of events in  $S_1$  upon which  $e$  depends. We apply this approach to two existing memory models.

CCS Concepts: • **Theory of computation** → **Parallel computing models**; *Preconditions*.

Additional Key Words and Phrases: Concurrency, Relaxed Memory Models, Pomsets, Preconditions, Predicate Transformers, Multi-Copy Atomicity, Arm8, C11, Thin-Air Reads, Compiler Optimizations

## ACM Reference Format:

Alan Jeffrey, James Riely, Mark Batty, Simon Cooksey, Ilya Kaysin, and Anton Podkopaev. 2022. The Leaky Semicolon: Compositional Semantic Dependencies for Relaxed-Memory Concurrency. *Proc. ACM Program. Lang.* 6, POPL, Article 54 (January 2022), 30 pages. <https://doi.org/10.1145/3498716>

## 1 INTRODUCTION

*Sequentiality* is a *leaky abstraction* [Spolsky 2002]. For example, sequentiality tells us that when executing  $(r_1 := x; y := r_2)$ , the assignment  $r_1 := x$  is executed before  $y := r_2$ . Thus, one might reasonably expect that the final value of  $r_1$  is independent of the initial value of  $r_2$ . In most modern languages, however, this fails to hold when the program is run concurrently with  $(s := y; x := s)$ , which copies  $y$  to  $x$ .

In certain cases it is possible to ban concurrent access using separation [O’Hearn 2007], or to accept inefficient implementation in order to obtain sequential consistency (SC) [Marino et al. 2015].

---

Authors’ addresses: Alan Jeffrey, Roblox, Chicago, USA, [ajeffrey@roblox.com](mailto:ajeffrey@roblox.com); James Riely, DePaul University, Chicago, USA, [jriely@cs.depaul.edu](mailto:jriely@cs.depaul.edu); Mark Batty, University of Kent, Canterbury, UK, [m.j.batty@kent.ac.uk](mailto:m.j.batty@kent.ac.uk); Simon Cooksey, University of Kent, Canterbury, UK, [simon@graymalk.in](mailto:simon@graymalk.in); Ilya Kaysin, JetBrains Research, Russia and University of Cambridge, Cambridge, UK, [ik404@cam.ac.uk](mailto:ik404@cam.ac.uk); Anton Podkopaev, HSE University, Saint Petersburg, Russia, [apodkopaev@hse.ru](mailto:apodkopaev@hse.ru).

---



This work is licensed under a Creative Commons Attribution 4.0 International License.

© 2022 Copyright held by the owner/author(s).

2475-1421/2022/1-ART54

<https://doi.org/10.1145/3498716>

When these approaches are not available, however, the humble semicolon becomes shrouded in mystery, covered in the cloak of something known as a *memory model*. Every language has such a model: For each read operation, it determines the set of available values. Compilers and runtime systems are allowed to choose any value in the set. To allow efficient implementation, the set must not be too small. To allow invariant reasoning, the set must not be too large.

For optimized concurrent languages, it is surprising difficult to define a model that allows common compiler optimizations and hardware reorderings yet disallows nonsense behaviors that don't arise in practice. The latter are commonly known as “thin-air” behaviors [Batty et al. 2015]. There are only a handful of solutions, and all have deficiencies. These can be classified by their approach to dependency tracking (from strongest to weakest):

- Syntactic dependencies [Boehm and Demsky 2014; Kavanagh and Brookes 2018; Lahav et al. 2017; Vafeiadis and Narayan 2013]. These models require inefficient implementation of relaxed access. This is a non-starter for safe languages like Java and Javascript, and may be an unacceptable cost for low-level languages like C11.
- Semantic dependencies [Chakraborty and Vafeiadis 2019; Cho et al. 2021; Jagadeesan et al. 2010; Kang et al. 2017; Lee et al. 2020; Manson et al. 2005]. These models compute dependencies operationally using alternate worlds, making it impossible to understand a single execution in isolation; they also allow executions that violate temporal reasoning (see §9).
- No dependencies, as in C11 [Batty et al. 2015] and Javascript [Watt et al. 2019]. This allows thin-air executions.

These models are all non-compositional in the sense that in order to calculate the meaning of any thread, all threads must be known. Using the axiomatic approach of C11, for example, execution graphs are first constructed for each thread, using an operational semantics that allows a read to see any value. The combined graphs are then filtered using a set of acyclicity axioms that determine which reads are valid. These axioms use existentially defined global relations, such as memory order (*mo*), which must be a per-location total order on write actions.

Part of this non-compositionality is essential: In a concurrent system, the complete set of writes is known only at top-level. However, much of it is incidental. Two recent models have attempted to limit non-compositionality. Jagadeesan et al. [2020] defined Pomsets with Preconditions (PwP), which use preconditions and logic to calculate dependencies for a Java-like language. Paviotti et al. [2020] defined Modular Relaxed Dependencies (MRD), which use event structures to calculate a semantic dependency relation (*sdep*). PwP is defined using (acyclic) labelled partial orders, or *pomsets* [Gischer 1988]. MRD adds a causality axiom to C11, stating that (*sdep*  $\cup$  *rf*) must be acyclic. In both approaches, acyclicity enables inductive reasoning.

While PwP and MRD both treat *concurrency* compositionally, neither gives a compositional account of *sequentiality*. PwP uses prefixing, adding one event at a time on the left. MRD encodes sequential composition using continuation-passing. In both, adding an event requires perfect knowledge of the future. For example, suppose that you are writing system call code and you wish to know if you can reorder a couple of statements. Using PwP or MRD, you cannot tell whether this is possible without having the calling code! More formally, Jagadeesan et al. state the equivalence allowing reordering independent writes as follows:

$$\llbracket x := M; y := N; S \rrbracket = \llbracket y := N; x := M; S \rrbracket \text{ if } x \neq y$$

This requires a quantification over all continuations *S*. This is problematic, both from a theoretical point of view—the syntax of programs is now mentioned in the definition of the semantics—and in practice—tools cannot quantify over infinite sets. This problem is related to contextual equivalence, full abstraction [Milner 1977; Plotkin 1977] and the CIU theorem of Mason and Talcott [1992].

In this paper, we show that PwP can be extended with *families of predicate transformers* (PwT) to calculate sequential dependencies in a way that is *compositional* and *direct*: *compositional* in that the denotation of  $(S_1; S_2)$  can be computed from the denotation of  $S_1$  and the denotation of  $S_2$ , and *direct* in that these can be calculated independently. With this formulation, we can show:

$$\llbracket x := M; y := N \rrbracket = \llbracket y := N; x := M \rrbracket \text{ if } x \neq y$$

Then the equivalence holds in any context—this form of the equivalence enables reasoning about peephole optimizations. Said differently, unlike prior work, PwT allows the presence or absence of a dependency to be understood in isolation—this enables incremental and modular validation of assumptions about program dependencies in larger blocks of code.

Our main insight is that for language models, *sequentiality* is the hard part. *Concurrency* is easy! Or at least, it is no more difficult than it is for hardware. Compilers make the difference, since they typically do little optimization between threads. We motivate our approach to sequential dependencies in §2 and provide formal definitions in §3. In §8, we extend the model to include additional features, such as address calculation and rmws. We discuss related and future work in §9–10.

We extend PwT to a full memory model in §4, based on PwP [Jagadeesan et al. 2020]. §5 summarizes the results for this model. In addition to powering such a bespoke model, the dependency relation calculated by PwT can also be used with off-the-shelf models. For example, in §6 we show that it can be used as an *sdep* relation for C11, adapting the approach of MRD [Paviotti et al. 2020]. §7 describes a tool for automatic evaluation of litmus tests in this model. C11 allows thin-air in order to avoid overhead in the implementation of relaxed reads. Safe languages like OCaml [Dolan et al. 2018] have typically made the opposite choice, accepting a performance penalty in order to avoid thin-air. Just as PwT can be used to strengthen C11, it could also be used to weaken these models, allowing optimal lowering for relaxed reads while banning thin-air.

PwT has been formalized in Coq. We have formally verified that the sequential composition satisfies the expected monoid laws (Lemma 3.5). In addition we have formally verified that  $\llbracket \text{if}(\phi) \{S_1; S_3\} \text{ else } \{S_2; S_3\} \rrbracket \supseteq \llbracket \text{if}(\phi) \{S_1\} \text{ else } \{S_2\}; S_3 \rrbracket$  (Lemma 3.6e).

Supplementary material for this paper is available at <https://weakmemory.github.io/pwt>.

## 2 OVERVIEW

This paper is about the interaction of two of the fundamental building blocks of computing: sequential composition and mutable state. One would like to think that these are well-worn topics, where every issue has been settled, but this is not the case.

### 2.1 Sequential Composition

Novice programmers are taught *sequential abstraction*: that the program  $S_1; S_2$  executes  $S_1$  before  $S_2$ . Since the late 1960s, we’ve been able to explain this using logic [Hoare 1969]. In Dijkstra’s [1975] formulation, we think of programs as *predicate transformers*, where predicates describe the state of memory in the system. In the calculus of weakest preconditions, programs map postconditions to preconditions. We recall the definition of  $wp_S(\psi)$  for loop-free code below (where  $r$ -s range over thread-local *registers* and  $M$ - $N$  range over side-effect-free *expressions*).

$$\begin{aligned} wp_{r:=M}(\psi) &= \psi[M/r] & wp_{S_1;S_2}(\psi) &= wp_{S_1}(wp_{S_2}(\psi)) & wp_{\text{skip}}(\psi) &= \psi \\ wp_{\text{if}(M)\{S_1\}\text{ else } \{S_2\}}(\psi) &= ((M \neq 0) \Rightarrow wp_{S_1}(\psi)) \wedge ((M = 0) \Rightarrow wp_{S_2}(\psi)) \end{aligned}$$

Without loops, the Hoare triple  $\{\phi\} S \{\psi\}$  holds exactly when  $\phi \Rightarrow wp_S(\psi)$ . This is an elegant explanation of sequential computation in a sequential context. Note that the assignment rule is sound because a read from a thread-local register must be fulfilled by a preceding write in the

same thread. In a concurrent context, with shared variables ( $x$ - $z$ ), the obvious generalization of the assignment rule for reads,  $wp_{r:=x}(\psi) = \psi[x/r]$ , is unsound! In particular, a read from a shared memory location may be fulfilled by a write in another thread.


In this paper we answer the following question: what does sequential composition mean in a concurrent context? An acceptable answer must satisfy several desiderata:

- (1) it should not impose too much order, overconstraining the implementation,
- (2) it should not impose too little order, allowing bogus executions, and
- (3) it should be *compositional* and *direct*, as described in §1.


Memory models differ in how they navigate between desiderata 1 and 2. In one direction there are both more valid compiler optimizations and also more potentially dubious executions, in the other direction, less of both. To understand the tradeoffs, one must first understand the underlying hardware and compilers.

## 2.2 Memory Models

For single-threaded programs, memory can be thought of as you might expect: programs write to, and read from, memory references. This can be thought of as a total order over memory actions ( $\rightarrow$ ), where each read has a matching *fulfilling* write ( $\rightarrow$ ), for example:




This model extends naturally to the case of shared-memory concurrency, leading to a *sequentially consistent* semantics [Lampert 1979], in which *program order* inside a thread implies a total *causal order* between read and write events, for example (where ; has higher precedence than ||):




We can represent such an execution as a labelled partial order, or *pomset* [Gischer 1988; Pratt 1985]. A program may give rise to many executions, each reflecting a different interleaving of the threads.

Unfortunately, this model does not compile efficiently to commodity hardware, resulting in a 37–73% increase in CPU time on Arm8 [Liu et al. 2019] and, hence, in power consumption. Developers of software and compilers have therefore been faced with a difficult trade-off, between an elegant model of memory, and its impact on resource usage (such as size of data centers, electricity bills and carbon footprint). Unsurprisingly, many have chosen to prioritize efficiency over elegance.


This has led to *relaxed memory models*, in which the requirement of sequential consistency is weakened to only apply *per-location*. This allows executions that are inconsistent with program order, such as the following, which contains an *antidependency* ( $\rightarrow$ ):



In such models, the causal order between events is important, and includes control and data dependencies ( $\rightarrow$ ) to avoid paradoxical “out of thin air” examples such as the following. (We routinely elide initializing writes when they are uninteresting.)



This candidate execution forms a cycle in causal order, so is disallowed, but this depends crucially on the control dependency from (Rx1) to (Wy1), and the data dependency from (Ry1) to (Wx1). If either is missing, then this execution is acyclic and hence allowed. For example dropping the control dependency results in the following execution, which should be allowed:



While syntactic dependency calculation suffices for hardware models, it is not preserved by common compiler optimizations. For example, consider the following program:

$$r := x; \text{if}(r)\{y := 1\} \text{else}\{y := 1\} \parallel s := y; x := s$$

Because  $y := 1$  occurs on both branches of the conditional, a compiler may lift it out. With the dependency removed, the compiler could reorder the read of  $x$  and write to  $y$ , allowing both reads to see 1. Attempting to generate this execution with syntactic dependencies, however, results in the following candidate execution, which has a cycle and therefore is disallowed:



To address this, Jagadeesan et al. [2020] introduced *Pomsets with Preconditions* (PwP), where events are labeled with logical formulae. Nontrivial preconditions are introduced by store actions (modeling data dependencies) and conditionals (modeling control dependencies):

$$\text{if}(s > 0)\{z := r * (s - 1)\}$$

$(s > 0) \wedge (r * (s - 1)) = 0$	Wz0
------------------------------------	-----

In this diagram,  $(s > 0)$  is a control dependency and  $(r * (s - 1)) = 0$  is a data dependency. Preconditions are updated as events are prepended (we assume the usual precedence for logical operators):

$$r := x; s := y; \text{if}(s > 0)\{z := r * (s - 1)\}$$

Rx1	Ry1	$(1 = s) \Rightarrow (s > 0) \wedge (r * (s - 1)) = 0$	Wz0
-----	-----	--	-----

In this diagram there are two reads. As evidenced by the arrow, the read of  $y$  is ordered before the write, reflecting possible dependency; the read of  $x$  is not, reflecting independency. The dependent read of  $y$  allows the precondition of the write to weaken: now the old precondition need only be satisfied assuming the hypothesis  $(1 = s)$ . The independent read of  $x$  allows no such weakening. Nonetheless, the precondition of the write is now a tautology, and so can be elided in the diagram.

We can complete the execution by adding the required writes:

$$x := 1; y := 1 \parallel r := x; s := y; \text{if}(s > 0)\{z := r * (s - 1)\}$$


In order for a PwP to be *complete*, all preconditions must be tautologies and all reads must be fulfilled by matching writes. The first requirement captures the sequential semantics. The second requirement captures the concurrent semantics. These correspond to two views of memory for each thread: thread-local and global. In a *multicopy-atomic* (MCA) architecture, there is only one global view, shared by all processors, which is neatly captured by the order of the pomset (see §4).

An untaken conditional produces no events. PwP models this by including the empty pomset in the semantics of every program fragment. To then ensure that `skip` is not a refinement of  $x := 1$ , PwP include a *termination* action,  $\checkmark$ , which we have elided in the examples above.

### 2.3 Predicate Transformers For Relaxed Memory


PwP shows how the logical approach to sequential dependency calculation can be mixed into a relaxed memory model. Our contribution is to extend PwP with predicate transformers to arrive at a model of sequential composition. Predicate transformers are a good fit for logical models of dependency calculation, since both are concerned with preconditions.

Our first attempt is to associate a predicate transformer with each pomset. We visualize this in diagrams by showing how  $\psi$  is transformed, for example:



The predicate transformer for a write  $z := M$  matches **Dijkstra**: taking  $\psi$  to  $\psi[M/z]$ . For a read  $r := x$ , however, **Dijkstra** would transform  $\psi$  to  $\psi[x/r]$ , which is equivalent to  $(x=r) \Rightarrow \psi$  under the assumption that registers are assigned at most once. Instead, we use  $(1=r) \Rightarrow \psi$ , reflecting the fact that 1 may come from a concurrent write. The obligation to find a matching write is moved from the sequential semantics of *substitution* and *implication* to the concurrent semantics of *fulfillment*.

For a sequentially consistent semantics, sequential composition is straightforward: we apply each predicate transformer to subsequent preconditions, composing the predicate transformers.




This works for the sequentially consistent case, but needs to be weakened for the relaxed case.

The key observation of this paper is that rather than working with one predicate transformer, we should work with a *family* of predicate transformers, indexed by sets of events. For example, for single-event pomsets, there are two predicate transformers, since there are two subsets of any one-element set. The *independent* transformer is indexed by the empty set, whereas the *dependent* transformer is indexed by the singleton. We visualize this by including more than one transformed predicate, with a dotted edge leading to the dependent one ( $\cdots \rightarrow$ ). For example:




The model of sequential composition then picks which predicate transformer to apply to an event's precondition by picking the one indexed by all the events before it in causal order.

For example, we can recover the expected semantics for (\*) by choosing the predicate transformer which is independent of (Rx1) but dependent on (Ry1), which is the transformer which maps  $\psi$  to  $(1=s) \Rightarrow \psi$ . (In subsequent diagrams, we only show predicate transformers for reads.)



In the diagram, the dotted lines indicate set inclusion into the index of the transformer-family. As a quick correctness check, we can see that sequential composition is associative in this case, since it does not matter whether we associate to the left—with the intermediate step as in the diagram above, eliding the write action—or to the right—with the intermediate step:



This is an instance of the general result that sequential composition forms a monoid (Lemma 3.5).

### 3 SEQUENTIAL SEMANTICS

After some preliminaries (§3.1–3.2), we define the model and establish some basic properties (§3.3 and Fig. 1). We then explain the model using examples (§3.4–3.9). We encourage readers to skim the definitions and then skip to §3.4, coming back as needed.

In this section, we concentrate on the sequential semantics, ignoring the requirement that concurrent reads be *fulfilled* by matching writes. We extend the model to a full concurrent semantics in §4 and §6 by defining a *reads-from* relation (*rf*) subject to various constraints.

#### 3.1 Preliminaries

The syntax is built from

- a set of *values*  $\mathcal{V}$ , ranged over by  $v, w, \ell, k$ ,
- a set of *registers*  $\mathcal{R}$ , ranged over by  $r, s$ ,
- a set of *expressions*  $\mathcal{M}$ , ranged over by  $M, N, L$ .

*Memory references*, aka *locations*, are tagged values, written  $[\ell]$ . Let  $\mathcal{X}$  be the set of memory references, ranged over by  $x, y, z$ . We require that

- values and registers are disjoint,
- values are finite<sup>1</sup> and include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions do *not* include memory references:  $M[N/x] = M$  (for all  $x$ ).

We model the following language.

$$\mu, \nu ::= \text{rlx} \mid \text{rel} \mid \text{acq} \mid \text{sc}$$

$$S ::= r := M \mid r := [L]^\mu \mid [L]^\mu := r \mid F^\mu \mid \text{skip} \mid S_1; S_2 \mid \text{if}(M)\{S_1\}\text{else}\{S_2\} \mid S_1 \parallel S_2$$

*Access modes*,  $\mu$ , are relaxed (*rlx*), release (*rel*), acquire (*acq*), and sequentially consistent (*sc*). Reads ( $r := [L]^\mu$ ) support *rlx*, *acq*, *sc*. Writes ( $[L]^\mu := r$ ) support *rlx*, *rel*, *sc*. Fences ( $F^\mu$ ) support *rel*, *acq*, *sc*. Register assignments ( $r := M$ ) only affect thread-local state and therefore have no mode. In examples, the default mode for reads and writes is *rlx*—we systematically drop the annotation.

*Commands*, aka *statements*,  $S$ , include fences and memory accesses at a given mode, as well as the usual structural constructs. Following Ferreira et al. [1996],  $\parallel$  denotes parallel composition, preserving thread state on the right after a join. In examples without join, we use the symmetric  $\parallel$  operator.

We use common syntactic sugar, such as *extended expressions*,  $\mathbb{M}$ , which include memory locations. For example, if  $\mathbb{M}$  includes a single occurrence of  $x$ , then  $(y := \mathbb{M}; S)$  is shorthand for  $(r := x; y := \mathbb{M}[r/x]; S)$ . Each occurrence of  $x$  in an extended expression corresponds to an separate read. We also write  $\text{if}(M)\{S\}$  as shorthand for  $\text{if}(M)\{S\}\text{else}\{\text{skip}\}$ .

Throughout §1–7 we require that each register is assigned at most once in a program. In §8, we drop this restriction, requiring instead that there are registers that do not appear in programs.

The semantics is built from the following.

- a set of *events*  $\mathcal{E}$ , ranged over by  $e, d, c$ , and subsets ranged over by  $E, D, C$ ,
- a set of *logical formulae*  $\Phi$ , ranged over by  $\phi, \psi, \theta$ ,
- a set of *actions*  $\mathcal{A}$ , ranged over by  $a, b$ ,
- a family of *quiescence symbols*  $Q_x$ , indexed by location.

We require that

- formulae include *tt*, *ff*,  $Q_x$ , and the equalities  $(M=N)$  and  $(x=M)$ ,

<sup>1</sup>We require finiteness for the semantics of address calculation (§8.4), which quantifies over all values. Using types, one could limit the finiteness assumption to the subset of values used for address calculation.



- formulae are closed under  $\neg$ ,  $\wedge$ ,  $\vee$ ,  $\Rightarrow$ , and substitutions  $[M/r]$ ,  $[M/x]$ ,  $[\phi/Q_x]$ ,
- there is a relation  $\vDash$  between formulae, capturing entailment,
- $\vDash$  has the expected semantics for  $=$ ,  $\neg$ ,  $\wedge$ ,  $\vee$ ,  $\Rightarrow$  and substitutions  $[M/r]$ ,  $[M/x]$ ,  $[\phi/Q_x]$ ,
- there is a subset of  $\mathcal{A}$ , distinguishing *read* actions,
- there are four binary relations over  $\mathcal{A} \times \mathcal{A}$ : *delays* and *matches*  $\subseteq$  *blocks*  $\subseteq$  *overlaps*.

Logical formulae include equations over registers and memory references, such as  $(r=s+1)$  and  $(x=1)$ . We use expressions as formulae, coercing  $M$  to  $M \neq 0$ .

We write  $\phi \equiv \psi$  when  $\phi \vDash \psi$  and  $\psi \vDash \phi$ . We say  $\phi$  is a *tautology* if  $\text{tt} \vDash \phi$ . We say  $\phi$  is *unsatisfiable* if  $\phi \vDash \text{ff}$ , and *satisfiable* otherwise.

### 3.2 Actions in This Paper

In this paper, each action is either a read, a write, or a fence:

$$a, b ::= R^\mu xv \mid W^\mu xv \mid F^\mu$$

We use shorthand when referring to actions. In definitions, we drop elements of actions that are existentially quantified. In examples, we drop elements of actions, using defaults. Let  $\sqsubseteq$  be the smallest order over access and fence modes such that  $\text{rlx} \sqsubseteq \text{rel} \sqsubseteq \text{sc}$  and  $\text{rlx} \sqsubseteq \text{acq} \sqsubseteq \text{sc}$ . We write  $(W^{\sqsupset\text{rel}})$  to stand for either  $(W^{\text{rel}})$  or  $(W^{\text{sc}})$ , and similarly for the other actions and modes.

*Definition 3.1.* Actions  $(R)$  are *read* actions.

We say *a matches b* if  $a = (Wxv)$  and  $b = (Rxv)$ .

We say *a blocks b* if  $a = (Wx)$  and  $b = (Rx)$ , regardless of value.

We say *a overlaps b* if they access the same location, regardless of whether they read or write.

Let  $\bowtie_{\text{co}}$  capture write-write, read-write coherence:  $\bowtie_{\text{co}} = \{(Wx, Wx), (Rx, Wx), (Wx, Rx)\}$ .

Let  $\bowtie_{\text{sync}}$  capture conflict due to synchronization:<sup>2</sup>  $\bowtie_{\text{sync}} = \{(a, W^{\sqsupset\text{rel}}), (a, F^{\sqsupset\text{rel}}), (R, F^{\sqsupset\text{acq}}), (R^{\sqsupset\text{acq}}, b), (F^{\sqsupset\text{acq}}, b), (F^{\sqsupset\text{rel}}, W), (W^{\sqsupset\text{rel}}, Wx)\}$ .

Let  $\bowtie_{\text{sc}}$  capture conflict due to sc access:  $\bowtie_{\text{sc}} = \{(W^{\text{sc}}, W^{\text{sc}}), (R^{\text{sc}}, W^{\text{sc}}), (W^{\text{sc}}, R^{\text{sc}}), (R^{\text{sc}}, R^{\text{sc}})\}$ .

We say *a delays b* if  $a \bowtie_{\text{co}} b$  or  $a \bowtie_{\text{sync}} b$  or  $a \bowtie_{\text{sc}} b$ .

### 3.3 PwT: Pomsets with Predicate Transformers

*Predicate transformers* are functions on formulae that preserve logical structure, providing a natural model of sequential composition. The definition follows [Dijkstra \[1975\]](#).<sup>3</sup>

*Definition 3.2.* A *predicate transformer* is a function  $\tau : \Phi \rightarrow \Phi$  such that

$$(x1) \tau(\psi_1 \wedge \psi_2) \equiv \tau(\psi_1) \wedge \tau(\psi_2), \quad (x3) \text{ if } \phi \vDash \psi, \text{ then } \tau(\phi) \vDash \tau(\psi).$$

$$(x2) \tau(\psi_1 \vee \psi_2) \equiv \tau(\psi_1) \vee \tau(\psi_2),$$

We consistently use  $\psi$  as the parameter of predicate transformers. Note that substitutions  $(\psi[M/r]$  and  $\psi[M/x])$  and implications on the right  $(\phi \Rightarrow \psi)$  are predicate transformers.

As discussed in §1, predicate transformers suffice for sequentially consistent models, but not relaxed models, where dependency calculation is crucial. For dependency calculation, we use a *family* of predicate transformers, indexed by sets of events. When computing  $\llbracket S_1; S_2 \rrbracket$ , we will use  $\tau^C$  as the predicate transformer for event  $e \in \llbracket S_2 \rrbracket$ , where  $C$  includes all of the events in  $\llbracket S_1 \rrbracket$  that

<sup>2</sup>This formalization includes *release sequences*  $(W^{\sqsupset\text{rel}}, Wx)$ . Symmetry would suggest that we include  $(Rx, R^{\sqsupset\text{acq}}x)$ , but this is not sound for Arm8.

<sup>3</sup>In addition to the three criteria of Def. 3.2, [Dijkstra \[1975\]](#) requires  $(x4') \tau(\text{ff}) \equiv \text{ff}$ . The dependent transformer for read actions (r4a) fails  $x4'$ , since  $\text{ff}$  is not equivalent to  $v=r \Rightarrow \text{ff}$ . We can define an analog of  $x4'$  for our model using the register naming conventions of §8. Define  $\theta_\lambda$  to capture the *register state* of a pomset:  $\theta_\lambda = \bigwedge_{\{(e,v) \in (E \times V) \mid \lambda(e) = (Rv)\}} (s_e = v)$  where  $E = \text{dom}(\lambda)$ . We say that  $\phi$  is  $\lambda$ -inconsistent if  $\phi \wedge \theta_\lambda$  is unsatisfiable. We can then require (x4) if  $\psi$  is  $\lambda$ -inconsistent then  $\tau(\psi)$  is  $\lambda$ -inconsistent.  $x4$  is not needed for the results of this paper, therefore we have elided it from the main development.

precede  $e$  in causal order ( $d <_1 e$  implies  $d \in C$ ). Under the following definition, the larger  $C$  is, the better, at least in terms of satisfying preconditions. Adding more order can only increase the size of  $C$ . Thus more order means weaker preconditions.

*Definition 3.3.* A family of predicate transformers over  $E$  consists of a predicate transformer  $\tau^D$  for each  $D \subseteq \mathcal{E}$ , such that if  $C \cap E \subseteq D$  then  $\tau^C(\psi) \models \tau^D(\psi)$ .

In a family of predicate transformers, the transformer of a smaller set must entail the transformer of a larger set. Thus bigger sets are *better* and  $\tau^E(\psi)$ —the transformer of the biggest set—is the *best*. (The definition is insensitive to events outside  $E$ —it is for this reason that we have taken  $D \subseteq \mathcal{E}$  rather than  $D \subseteq E$ .)

*Definition 3.4.* A pomset with predicate transformers (PwT) is a tuple  $(E, \lambda, \kappa, \tau, \checkmark, <)$  where

- (M1)  $E \subseteq \mathcal{E}$  is a set of events,
- (M2)  $\lambda : E \rightarrow \mathcal{A}$  defines an *action* for each event,
- (M3)  $\kappa : E \rightarrow \Phi$  defines a *precondition* for each event, such that
  - (M3a)  $e \notin E$  implies  $\kappa(e) = \text{ff}$ ,
- (M4)  $\tau : 2^E \rightarrow \Phi \rightarrow \Phi$  is a *family of predicate transformers over  $E$* ,
- (M5)  $\checkmark : \Phi$  is a *termination condition*, such that
  - (M5a)  $\checkmark \models \tau^E(\text{tt})$ ,
- (M6)  $< \subseteq E \times E$ , is a strict partial order capturing *causality*.

A PwT is *complete* if

- (c3)  $\kappa(e)$  is a tautology (for every  $e \in E$ ),
- (c5)  $\checkmark$  is a tautology.

We refer to PwTs simply as pomsets. Let  $P$  range over pomsets, and  $\mathcal{P}$  over sets of pomsets.

Throughout the rest of this section, we endeavor to explain Fig. 1, which gives the semantics of programs  $\llbracket \cdot \rrbracket$ . We use consistent sub- and super-scripts to refer to the components of a pomset. For example  $<_1$  is the order of  $P_1$ ,  $<'$  is the order of  $P'$ , and  $<$  is the order of  $P$ . We also use consistent numbering. For example, item 3 always refers to  $\kappa$  and item 5 always refers to  $\checkmark$ . As usual, we write  $d \leq e$  to mean  $d < e$  or  $d = e$ .

The core of the model is a labeled partial order, including a set of events (M1), a labeling (M2), and an order (M6). On top of this basic structure, M3–M5 add a layer of logic. For each pomset, M5 provides a termination condition. For each event in a pomset, M3 provides a precondition. For each set of events in a pomset, M4 provides a predicate transformer. The partial order and the logic are tied together formally in the definition of  $\kappa'_2$  in *SEQ* in Fig. 1, which calculates dependencies.

Before discussing the details, we note that the semantics satisfies the expected monoid laws, as well as some laws concerning the conditional. We have verified Lemma 3.5 and Lemma 3.6e in Coq<sup>4</sup>. Similar laws apply to parallel composition—for example  $\llbracket S \rrbracket = \llbracket \text{skip} \parallel S \rrbracket$ . Note, however, that  $\llbracket S \rrbracket \neq \llbracket S \parallel \text{skip} \rrbracket$ —this asymmetric operator throws away thread state from the left.

LEMMA 3.5. (a)  $\llbracket S \rrbracket = \llbracket (S; \text{skip}) \rrbracket = \llbracket (\text{skip}; S) \rrbracket$ . (b)  $\llbracket (S_1; S_2); S_3 \rrbracket = \llbracket S_1; (S_2; S_3) \rrbracket$ .

The proof of (a) requires M5a for the termination condition in  $(S; \text{skip})$ . The proof of (b) requires both conjunction closure (x1, for the termination condition) and disjunction closure (x2, for the predicate transformers themselves). The proof of (b) also requires that s6 enforce projection as well as inclusion (see the definition of *respects* in Fig. 1).

LEMMA 3.6. (c)  $\llbracket \text{if}(\phi)\{S_1\}\text{else}\{S_2\} \rrbracket \supseteq \llbracket S_1 \rrbracket$  if  $\phi$  is a tautology.

(d)  $\llbracket \text{if}(\phi)\{S\}\text{else}\{S\} \rrbracket \supseteq \llbracket S \rrbracket$ .

(e)  $\llbracket \text{if}(\phi)\{S_1; S_3\}\text{else}\{S_2; S_3\} \rrbracket \supseteq \llbracket \text{if}(\phi)\{S_1\}\text{else}\{S_2\}; S_3 \rrbracket$ .

<sup>4</sup>Specifically, we have proven these results for the semantics of Fig. 1 with the refinements of §3.7, §8.1, and §8.3

- (f)  $\llbracket \text{if}(\phi)\{S_1; S_2\} \text{else} \{S_1; S_3\} \rrbracket \supseteq \llbracket S_1; \text{if}(\phi)\{S_2\} \text{else} \{S_3\} \rrbracket$ .  
 (g)  $\llbracket \text{if}(\neg\phi)\{S_2\}; \text{if}(\phi)\{S_1\} \rrbracket \subseteq \llbracket \text{if}(\phi)\{S_1\} \text{else} \{S_2\} \rrbracket \supseteq \llbracket \text{if}(\phi)\{S_1\}; \text{if}(\neg\phi)\{S_2\} \rrbracket$ .

In §8.3, we refine the semantics to validate the reverse inclusions for (d–f) using if-introduction. Although the semantics of Fig. 1 validates the reverse inclusions for (g), these do not hold for PwT-MCA (see §10).

The semantics is closed with respect to augmentation:  $P_2$  is an *augment* of  $P_1$  if all fields are equal except, perhaps, the order, where we require  $\prec_2 \supseteq \prec_1$ .

LEMMA 3.7. *If  $P_1 \in \llbracket S \rrbracket$  and  $P_2$  augments  $P_1$  then  $P_2 \in \llbracket S \rrbracket$ .*

Augment closure captures the intuition that it is always sound for a compiler to make more conservative assumptions about dependencies than the semantics.

Unless otherwise noted, all pomsets in examples are *complete* and *augment-minimal*.

### 3.4 Pomsets and Complete Pomsets: Termination

Ignoring the logic, the definitions of Fig. 1 are straightforward. Reads, writes and fences map to pomsets with at most one event—we allow the empty pomset so that these may appear in the untaken branch of a conditional. skip and register assignment map to the empty pomset. The structural rules combine pomsets: *PAR* performs disjoint union, inheriting labeling and order from the two sides. *SEQ* and *IF* both perform a union.

We say that  $d \in E_1$  and  $e \in E_2$  *coalesce* if  $d = e$ . As a trivial consequence of using union rather than disjoint union, s1 validates *mumbling* [Brookes 1996] by coalescing events. For example  $\llbracket x := 1; x := 1 \rrbracket$  includes the singleton pomset  $\langle Wx1 \rangle$ . From this it is easy to see that  $\llbracket x := 1; x := 1 \rrbracket \supseteq \llbracket x := 1 \rrbracket$  is a valid refinement. It is equally obvious that  $\llbracket x := 1 \rrbracket \not\supseteq \llbracket x := 1; x := 1 \rrbracket$  is not a valid refinement, since the latter includes a two-element pomset, but the former does not. (These are observationally distinguished by the context:  $[-] \parallel r := x; x := 2; s := x; \text{if}(r=s)\{z := 1\}$ .)

In complete pomsets, c3 requires that all preconditions must be tautologies. In order to allow complete pomsets with untaken conditionals, such as  $\text{if}(ff)\{x := 1\}$ , we allow the empty pomset in the semantics of all statements. Termination conditions ensure that the empty pomset is not used inappropriately. At top level, c5 requires that  $\checkmark$  is a tautology. w5 and f5 ensure that writes and fences are included in complete pomsets, unless they are inside an untaken conditional. For example, termination conditions ensure that  $\llbracket x := 1 \rrbracket \not\supseteq \llbracket \text{skip} \rrbracket$ , since  $\llbracket \text{skip} \rrbracket$  includes the empty pomset with  $\checkmark \equiv \text{tt}$ , but  $\llbracket x := 1 \rrbracket$  can only include the empty pomset with  $\checkmark \equiv \mathbf{K}(\emptyset) = \text{ff}$ .

For reads, the definition of  $\checkmark$  depends on the mode: relaxed reads may be elided in complete pomsets (r5a), but acquiring reads must be included (r5b). From this, it is easy to see that  $\llbracket r := x \rrbracket \supseteq \llbracket \text{skip} \rrbracket$  is a valid refinement (where the default mode is rlx).

Note that  $\llbracket x := 2 \rrbracket$  can write any value  $v$ ; the fact that  $v$  must be 2 is captured in the logic. In particular, w5 requires that  $\checkmark \equiv 2=v$  for this program and c5 requires that  $\checkmark$  be a tautology at top-level. In combination, these ensure that complete pomsets do not include bogus writes. Consider the following incomplete pomsets:

$$\begin{array}{ccc}
 x := 1 & x := 2 & \text{if}(M)\{x := 3\} \\
 \langle Wx1 \rangle & \langle 2=3 \mid Wx3 \rangle & \langle M \neq 0 \mid Wx3 \rangle
 \end{array}$$

By merging, the semantics allows the following:

$$\begin{array}{c}
 x := 1; x := 2; \text{if}(M)\{x := 3\} \\
 \langle Wx1 \mid M \neq 0 \mid Wx3 \rangle
 \end{array}$$

However, this pomset is incomplete—regardless of  $M$ —since  $\checkmark \equiv 2=3 \equiv \text{ff}$ .

If  $P \in \text{SKIP}$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi$  and  $\checkmark \equiv \text{tt}$ .

If  $P \in \text{ASSIGN}(r, M)$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi[M/r]$  and  $\checkmark \equiv \text{tt}$ .

Suppose  $R_i$  is a relation in  $E_i \times E_i$ . We say  $R$  respects  $R_i$  if  $R \supseteq R_i$  and  $R \cap (E_i \times E_i) = R_i$ .

If  $P \in \text{PAR}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(p1)  $E = (E_1 \uplus E_2)$ ,

(p2)  $\lambda = (\lambda_1 \cup \lambda_2)$ ,

(p3)  $\kappa(e) \equiv \kappa_1(e) \vee \kappa_2(e)$ ,

(p4)  $\tau^D(\psi) \equiv \tau_2^D(\psi)$ ,

(p5)  $\checkmark \equiv \checkmark_1 \wedge \checkmark_2$ ,

(p6)  $<$  respects  $<_1$  and  $<_2$ .

If  $P \in \text{SEQ}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

let  $\kappa'_2(e) = \tau_1^C(\kappa_2(e))$  where  $C = \{c \mid c < e\}$

(s1)  $E = (E_1 \cup E_2)$ ,

(s2)  $\lambda = (\lambda_1 \cup \lambda_2)$ ,

(s3)  $\kappa(e) \equiv \kappa_1(e) \vee \kappa'_2(e)$ ,

(s4)  $\tau^D(\psi) \equiv \tau_1^D(\tau_2^D(\psi))$ ,

(s5)  $\checkmark \equiv \checkmark_1 \wedge \tau_1^{E_1}(\checkmark_2)$ ,

(s6)  $<$  respects  $<_1$  and  $<_2$ .

If  $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(i1)  $E = (E_1 \cup E_2)$ ,

(i2)  $\lambda = (\lambda_1 \cup \lambda_2)$ ,

(i3)  $\kappa(e) \equiv (\phi \wedge \kappa_1(e)) \vee (\neg\phi \wedge \kappa_2(e))$ ,

(i4)  $\tau^D(\psi) \equiv (\phi \wedge \tau_1^D(\psi)) \vee (\neg\phi \wedge \tau_2^D(\psi))$ ,

(i5)  $\checkmark \equiv (\phi \wedge \checkmark_1) \vee (\neg\phi \wedge \checkmark_2)$ ,

(i6)  $<$  respects  $<_1$  and  $<_2$ .

Let  $\mathbf{K}(D) = \bigvee_{d \in D} \kappa(d)$ . Note that  $\mathbf{K}(\emptyset) = \text{ff}$ .

If  $P \in \text{FENCE}(\mu)$  then

(f1)  $|E| \leq 1$ ,

(f2)  $\lambda(e) = \mathbf{F}^\mu$ ,

(f3)  $\kappa(e) \equiv \text{tt}$ ,

(f4)  $\tau^D(\psi) \equiv \psi$ ,

(f5)  $\checkmark \equiv \mathbf{K}(E)$ .

If  $P \in \text{WRITE}(x, M, \mu)$  then  $(\exists v \in \mathcal{V})$

(w1)  $|E| \leq 1$ ,

(w2)  $\lambda(e) = \mathbf{W}^\mu xv$ ,

(w3)  $\kappa(e) \equiv M=v$ ,

(w4)  $\tau^D(\psi) \equiv \psi[M/x][\mathbf{K}(E)/\mathbf{Q}_x]$ ,

(w5)  $\checkmark \equiv \mathbf{K}(E)$ ,

If  $P \in \text{READ}(r, x, \mu)$  then  $(\exists v \in \mathcal{V})$

(r1)  $|E| \leq 1$ ,

(r2)  $\lambda(e) = \mathbf{R}^\mu xv$ ,

(r3)  $\kappa(e) \equiv \mathbf{Q}_x$ ,

(r4c) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi$ ,

(r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,

(r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \mathbf{K}(E)$ .

(r4a) if  $e \in E \cap D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow v=r) \Rightarrow \psi$ ,

(r4b) if  $e \in E \setminus D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow (v=r \vee x=r)) \Rightarrow \psi$ ,

$\llbracket r := M \rrbracket = \text{ASSIGN}(r, M)$

$\llbracket \mathbf{F}^\mu \rrbracket = \text{FENCE}(\mu)$

$\llbracket S_1 \parallel S_2 \rrbracket = \text{PAR}(\llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$

$\llbracket x^\mu := M \rrbracket = \text{WRITE}(x, M, \mu)$

$\llbracket \text{skip} \rrbracket = \text{SKIP}$

$\llbracket S_1 ; S_2 \rrbracket = \text{SEQ}(\llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$

$\llbracket r := x^\mu \rrbracket = \text{READ}(r, x, \mu)$

$\llbracket \text{if}(M)\{S_1\}\text{else}\{S_2\} \rrbracket = \text{IF}(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$

Fig. 1. PwT Semantics

Ignoring predicate transformers, p5 and s5 both take  $\checkmark \equiv \checkmark_1 \wedge \checkmark_2$ . This is as expected: the program terminates if both subprograms terminate. In i5,  $\checkmark \equiv (\phi \wedge \checkmark_1) \vee (\neg\phi \wedge \checkmark_2)$ : the program terminates as long as the taken branch terminates. Thus  $\llbracket \text{if}(\text{tt})\{x := 1\}\text{else}\{y := 1\} \rrbracket$  contains a complete pomset with exactly one event:  $(Wx1)$ . To construct this pomset, we take the singleton from the left and the empty set from the right. This is a general principle: for code that contributes no events at top-level, use the empty set.

### 3.5 Preconditions, Predicate Transformers, and Data Dependencies

In this section, we ignore the  $Q_x$  symbols that appear in the semantics of read and write, taking  $Q_x = \text{tt}$ , for all  $x$ . We also introduce the independent transformer for reads (R4b) without explaining why it is defined as it is. We take up both subjects in §3.8.

Preconditions are discharged during sequential composition by applying predicate transformers  $-\tau_1-$  from the left to preconditions  $-\kappa_2(e)-$  on the right. The specific rule is s3, which uses the transformed predicate  $\kappa_2'(e) = \tau_1^C(\kappa_2(e))$ , where  $C = \{c \mid c < e\}$  is the set of events that precede  $e$  in causal order. We call  $C$  the *dependent set* for  $e$ . Then  $E \setminus C$  is the *independent set*.

Before looking at the details, it is useful to have a high-level view of how nontrivial preconditions and predicate transformers are introduced.

Preconditions are introduced in:

- (w3) for data dependencies,
- (i3) for control dependencies.

Predicate transformers are introduced in:

- (R4a) for reads in the dependent set,
- (R4b) for reads in the independent set,
- (w4) for writes.

The rules track dependencies. We discuss data dependencies (w3) here and control dependencies (i3) in §3.6. We enrich the semantics to handle address dependencies in §8.4.

A simple example of a data dependency is a pomset  $P \in \llbracket r := x; y := r \rrbracket$ . If  $P$  is complete, it must have two events. Then  $SEQ$  (Fig. 1) requires  $P_1 \in \llbracket r := x \rrbracket$  and  $P_2 \in \llbracket y := r \rrbracket$  of the following form. (We only show the independent transformer for writes—ignoring  $Q_x$ , the dependent and independent transformers for writes are the same.)

$$\begin{array}{ccc} r := x & & y := r \\ \boxed{(v=r \vee x=r) \Rightarrow \psi} \quad \boxed{Rxv} \xrightarrow{d} \boxed{v=r \Rightarrow \psi} & & \boxed{\psi[r/y]} \quad \boxed{r=w} \quad \boxed{Wyw}^e \end{array} \quad (\dagger)$$

First we consider the case that  $v = w$ . For example, if  $v = w = 1$ , we have:

$$\boxed{(1=r \vee x=r) \Rightarrow \psi} \quad \boxed{Rx1} \xrightarrow{d} \boxed{1=r \Rightarrow \psi} \quad \boxed{\psi[r/y]} \quad \boxed{r=1} \quad \boxed{Wy1}^e$$

For the read, the dependent transformer  $\tau_1^{\{d\}}$  is  $1=r \Rightarrow \psi$ ; the independent transformer  $\tau_1^{\emptyset}$  is  $(1=r \vee x=r) \Rightarrow \psi$ . These are determined by R4a and R4b, respectively. For the write, both  $\tau_2^{\{e\}}$  and  $\tau_2^{\emptyset}$  are  $\psi[r/y]$ , as are determined by w4. Combining these into a single pomset, we have:

$$\begin{array}{ccc} r := x; y := r \\ \boxed{(1=r \vee x=r) \Rightarrow \psi[r/y]} \quad \boxed{Rx1} \xrightarrow{d} \boxed{1=r \Rightarrow \psi[r/y]} \quad \boxed{\phi} \quad \boxed{Wy1}^e \end{array}$$

Looking at the precondition  $\phi$  of the write, recall that in order for  $e$  to participate in a top-level pomset, the precondition  $\phi$  must be a tautology at top-level. There are two possibilities.

- If  $d < e$  then we apply the dependent transformer and  $\phi \equiv (1=r \Rightarrow r=1)$ , a tautology.
- If  $d \not< e$  then we apply the independent transformer and  $\phi \equiv ((1=r \vee x=r) \Rightarrow r=1)$ . Under the assumption that  $r$  is bound (see footnote 3), this is logically equivalent to  $(x=1)$ .

Eliding transformers and tautological preconditions, the two outcomes are:

$$\begin{array}{ccc} r := x; y := r & & r := x; y := r \\ \boxed{Rx1} \xrightarrow{d} \boxed{Wy1}^e & & \boxed{Rx1} \quad \boxed{x=1} \quad \boxed{Wy1}^e \end{array}$$

The independent case on the right can only participate in a top-level pomset if the precondition  $(x=1)$  is discharged. To do so, we can prepend a program that writes 1 to  $x$ :

$$\begin{array}{ccc} x := 1 & & x := 1; r := x; y := r \\ \boxed{\psi[1/x]} \quad \boxed{1=1} \quad \boxed{Wx1}^c & & \boxed{1=1} \quad \boxed{Wx1}^c \quad \boxed{Rx1} \quad \boxed{1=1} \quad \boxed{Wy1}^e \end{array}$$

Here we apply the transformer from the left ( $\psi[1/x]$ ) to  $(x=1)$ , resulting in the tautology  $(1=1)$ .

Now suppose that  $v \neq w$  in  $(\dagger)$ . Again there are two possibilities. Taking  $v=0$  and  $w=1$ :

$$\begin{array}{ccc} r := x; y := r & & r := x; y := r \\ \boxed{\text{Rx}0} \xrightarrow{d} \boxed{0=r \Rightarrow r=1} \mid \boxed{\text{Wy}1}^e & & \boxed{\text{Rx}0} \xrightarrow{d} \boxed{(0=r \vee x=r) \Rightarrow r=1} \mid \boxed{\text{Wy}1}^e \end{array}$$

Assuming that  $r$  is bound, both preconditions on  $e$  are unsatisfiable.

If a write is independent of a read, then clearly no order is imposed between them. For example, the precondition of  $e$  is a tautology in:

$$\begin{array}{ccc} & r := x; y := 1 & \\ \boxed{(0=r \vee x=r) \Rightarrow \psi[r/y]} \mid \boxed{\text{Rx}0} \xrightarrow{d} \boxed{0=r \Rightarrow \psi[r/y]} & & \boxed{(0=r \vee x=r) \Rightarrow 1=1} \mid \boxed{\text{Wy}1}^e \end{array}$$

Note that both **r4a** and **r4b** degenerate to the identity transformer when  $\kappa(e) = \text{ff}$ . This is the same as the transformer for the empty pomset (**r4c**).

Also note that  $\llbracket S_1 \dashv\dashv S_2 \rrbracket$  is asymmetric, taking the predicate transformer for  $S_2$  in **p4**.

### 3.6 Control Dependencies

In  $IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$ , the predicate transformer (**i4**) is  $(\phi \wedge \tau_1^D(\psi)) \vee (\neg\phi \wedge \tau_2^D(\psi))$ , which is the disjunctive equivalent of Dijkstra's conjunctive formulation:  $(\phi \Rightarrow \tau_1^D(\psi)) \wedge (\neg\phi \Rightarrow \tau_2^D(\psi))$ .

Control dependencies are introduced by the conditional. For coalescing events in  $E_1 \cap E_2$ , **i3** requires  $(\phi \wedge \kappa_1(e)) \vee (\neg\phi \wedge \kappa_2(e))$ . For other events from  $E_i$ , it requires  $\phi \wedge \kappa_i(e)$ , using **m3a**. Control dependencies are eliminated in the same way as data dependencies. Consider:

$$\begin{array}{ccc} r := x & & \text{if}(r=1)\{y := 1\} \\ \boxed{(v=r \vee x=r) \Rightarrow \psi} \mid \boxed{\text{Rx}v} \xrightarrow{d} \boxed{v=r \Rightarrow \psi} & & \boxed{(r=1 \wedge \psi[1/y]) \vee (r \neq 1 \wedge \psi)} \mid \boxed{r=1} \mid \boxed{\text{Wy}w}^e \end{array}$$

As for  $(\dagger)$ , there are two possibilities:

$$\begin{array}{ccc} r := x; \text{if}(r=1)\{y := 1\} & & r := x; \text{if}(r=1)\{y := 1\} \\ \boxed{\text{Rx}1} \xrightarrow{d} \boxed{1=r \Rightarrow r=1} \mid \boxed{\text{Wy}1}^e & & \boxed{\text{Rx}1} \xrightarrow{d} \boxed{(1=r \vee x=r) \Rightarrow r=1} \mid \boxed{\text{Wy}1}^e \end{array}$$

When events coalesce, **i3** ensures that control dependencies are calculated semantically, rather than syntactically. For example, consider  $P \in \llbracket \text{if}(r=1)\{y := r\} \text{else } \{y := 1\} \rrbracket$ , which is built from  $P_1 \in \llbracket y := r \rrbracket$  and  $P_2 \in \llbracket y := 1 \rrbracket$ . For example, consider:

$$\begin{array}{ccc} y := r & y := 1 & \text{if}(r=1)\{y := r\} \text{else } \{y := 1\} \\ \boxed{r=1} \mid \boxed{\text{Wy}1}^e & \boxed{1=1} \mid \boxed{\text{Wy}1}^e & \boxed{r=1 \vee (r \neq 1 \wedge 1=1)} \mid \boxed{\text{Wy}1}^e \end{array}$$

Here, the precondition in the combined pomset (on the right) is a tautology, independent of  $r$ .

The semantics allows common code to be lifted out of a conditional, validating the transformation  $\llbracket \text{if}(M)\{S\} \text{else } \{S\} \rrbracket \supseteq \llbracket S \rrbracket$ . The semantics also validates dead code elimination: if  $M \neq 0$  is a tautology then  $\llbracket \text{if}(M)\{S_1\} \text{else } \{S_2\} \rrbracket \supseteq \llbracket S_1 \rrbracket$ . Here, we take the empty pomset as the denotation of  $S_2$ . Since  $M=0$  is unsatisfiable, **i5** ignores the termination condition of  $S_2$ . It is worth noting that the reverse inclusion, dead-code-introduction, holds for *complete* pomsets, but not in general.

### 3.7 A Refinement: No Dependencies into Reads


To avoid stalling the CPU pipeline unnecessarily, hardware does not enforce control dependencies between reads. To support if-introduction (§8.3), software models must not distinguish control dependencies from other dependencies. Thus, we are forced to drop all dependencies into reads. To achieve this, we modify the definition of  $\kappa'_2$  in Fig. 1.

$$\kappa'_2(e) = \begin{cases} \tau_1^{E_1}(\kappa_2(e)) & \text{if } \lambda(e) \text{ is a read} \\ \tau_1^C(\kappa_2(e)) & \text{otherwise, where } C = \{c \mid c < e\} \end{cases}$$

Thus reads always use the “best” transformer,  $\tau_1^{E_1}$ . In order for non-reads to get a good transformer, they need to add order. Throughout the remainder of the paper, we use this definition.

### 3.8 Local State

Several of the JMM Causality Test Cases [Pugh 2004] center on compiler optimizations that result from limiting the range of variables. Because the compiler is allowed to collude with the scheduler when estimating the range, we refer to this as *local invariant reasoning*. The basic idea is that a write to  $y$  is independent of a read of  $x$  that precedes it, as long as the local state of  $x$  prior to the read justifies the write. For example, consider **TC1**:<sup>5</sup>



Using local invariant reasoning, a compiler could determine that  $x$  is always either 0 or 1, and therefore that the write to  $y$  does not depend on the read of  $x$ , allowing these to be reordered, resulting in the execution shown above. This is captured by our semantics as follows. Using **R4b** and **w4**, the precondition  $\phi$  is  $((1=r \vee x=r) \Rightarrow r \geq 0)[0/x]$  which is  $((1=r \vee 0=r) \Rightarrow r \geq 0)$  which is indeed a tautology, justifying the independency. When used to form complete pomsets, **R4b** requires that subsequent preconditions be tautological under the assumption that the value of the read is used ( $1=r$ ) and under the assumption that the local value of  $x$  is used instead ( $x=r$ ).

This requires that we put locations into logical formulae, in addition to registers. While logical formulae involving registers are discharged by predicate transformers from *ASSIGN* or *READ* (Fig. 1), logical formulae involving locations are discharged by predicate transformers from *WRITE*. In other words, registers track the value of reads, whereas locations track the value of the most recent local write. This provides a local view of memory, distinct from the global view manifest in the labels on events. See [Jagadeesan et al. 2020] for further discussion.

A related concern arises when eliding changes to local state from the untaken branch of a conditional, creating *indirect dependencies*. Consider the following example [Paviotti et al. 2020, §6.3]:

$$x := 1; r := y; \text{if}(r=0)\{x := 0; s := x; \text{if}(s)\{z := 1\}\} \parallel \text{if}(z)\{y := 1\} \\ \text{else}\{s := x; \text{if}(s)\{z := 1\}\}$$

In SC executions, the left thread always takes the then-branch of the conditional, reading 0 for  $x$  and therefore not writing  $z$ . As a result the second thread does not write  $y$ , and the program is data-race-free under SC. To satisfy the DRF-SC theorem, no other executions should be possible. Complete executions of the left thread that take the then-branch must include  $(Wx0)$ , whereas those that take the else-branch must *not* include  $(Wx0)$ . A problem arises if events from the subsequent code of the left thread—common to the two branches—coalesce, thus removing an essential control dependency. Consider the following candidate execution:



Note that the write to  $z$  depends on the read of  $x$ , but not the read of  $y$ . Ignoring  $Q_x$ , as we have done up to now, the precondition  $\phi$  is:

$$\phi \equiv (1=r \vee y=r) \Rightarrow (r=0 \wedge (1=s \Rightarrow s \neq 0)) \\ \wedge (r \neq 0 \wedge (1=s \Rightarrow s \neq 0))$$

Since  $(1=s)$  implies  $(s \neq 0)$ , the precondition is a tautology and  $(\dagger\dagger)$  is allowed, violating DRF-SC.

<sup>5</sup>TC6 and TC8–9 are similar. TC2 and TC17–18 require both local invariant reasoning and resolving the nondeterminism of reads using redundant read elimination—see §8.1.

Without  $Q_x$ , the semantics enforces  $(Wz1)$ 's direct dependency on  $(Rx1)$ , but not its *indirect* dependency on  $(Ry1)$ . By eliding  $(Wx0)$ , we have forgotten the local state of  $x$  in the untaken branch of the execution. Nonetheless, we are using the subsequent—*stale*—read of  $x$ , by merging it with the read from the taken branch. This *half-stale* merged read is then used to justify  $(Wz1)$ .


In Fig. 1, **r4** corrects this by introducing quiescence symbols into predicate transformers. Quiescence symbols capture the intuition that—in the untaken branch of a conditional—the value of a read from  $x$  can only be used if the most recent local write to  $x$  is included in the execution. Quiescence symbols are eliminated from formulae by the closest preceding write (**w4**). With quiescence, the precondition of  $(\dagger\dagger)$  becomes the following:

$$\phi' \equiv (Q_y \Rightarrow 1=r \vee y=r) \Rightarrow (r=0 \wedge ((Q_x[\text{ff}/Q_x] \Rightarrow 1=s) \Rightarrow s \neq 0)) \\ \wedge (r \neq 0 \wedge ((Q_x[1=1/Q_x] \Rightarrow 1=s) \Rightarrow s \neq 0))$$

Adding initializing writes,  $Q_y$  becomes **tt** at top-level. Regardless,  $\phi'$  is non-tautological: in the top conjunct, we have lost the ability to use  $1=s$  to prove  $s \neq 0$ . Intuitively,  $Q_x$  is true when the local state of  $x$  is up to date, and false when it is stale. In order to read  $x$ ,  $Q_x$  requires that the most recent prior write to  $x$  must be in the pomset.

We also include quiescence symbols directly in preconditions of reads (**r3**). This guarantees initialization in complete pomsets: every  $(Rx)$  must have a sequentially preceding  $(Wx)$  in order to eliminate the precondition  $Q_x$ .

We end this subsection by noting that value range analysis of MRD [Paviotti et al. 2020] is overly conservative. Consider the following execution:



PwT correctly allows this execution; MRD forbids it by requiring  $(Rx1) \rightarrow (Wy1)$ . The co-product mechanism in MRD seeks an isomorphic justification under the  $(Rx2)$  branch of the read in the event structure, and—failing to find such a justification—leaves the dependency in place.

### 3.9 The Burdens of Associativity


Many of the design choices in PwT are motivated by Lemma 3.5—in particular, the need for sequential composition to be associative. In this subsection, we give three examples.

First, the predicate transformers we have chosen for **r4a** and **r4b** are different from the ones used traditionally, which are written using substitution. Attempting to write **r4a** and **r4b** in this style we would have (as in [Jagadeesan et al. 2020]):


(**r4a'**) if  $e \in E \cap D$  then  $\tau^D(\psi) \equiv \psi[v/r]$ ,

(**r4b'**) if  $e \in E \setminus D$  then  $\tau^D(\psi) \equiv \psi[v/r] \wedge \psi[x/r]$ .

**r4b'** does not distribute through disjunction (**x2**), and therefore is not a predicate transformer. This is not merely a theoretical inconvenience: adopting **r4b'** would also break associativity. Consider the following example, where “!” represents logical negation:



Associating to the right, we coalesce the writes then prepend the read:



The precondition  $\phi$  is  $(1=0 \vee y=0) \wedge (1 \neq 0 \vee y \neq 0)$ , which is a tautology.



Associating to the left, instead, we prepend the read then coalesce the writes:

$$\begin{array}{ccc}
 r := y; x := !r & x := !!r & (r := y; x := !r); x := !!r \\
 \boxed{\psi[1/r] \wedge \psi[y/r]} \mid \boxed{Ry1} \mid \boxed{1=0 \wedge y=0} \mid \boxed{Wx1} & \boxed{r \neq 0} \mid \boxed{Wx1} & \boxed{Ry1} \mid \boxed{\phi'} \mid \boxed{Wx1}
 \end{array}$$

The precondition  $\phi'$  is  $(1=0 \wedge y=0) \vee (1 \neq 0 \wedge y \neq 0)$ , which is not a tautology.

Our solution is to Skolemize, replacing substitution by implication, with uniquely chosen registers. Using Skolemization, Fig. 1 computes  $\phi' \equiv ((1=r \vee y=r) \Rightarrow r=0) \vee ((1=r \vee y=r) \Rightarrow r \neq 0)$ , which is equivalent to  $\phi \equiv (1=r \vee y=r) \Rightarrow (r=0 \vee r \neq 0)$ . Both are tautologies.

Second, Jagadeesan et al. impose *consistency*, which requires that for every pomset  $P$ ,  $\bigwedge_e \kappa(e)$  is satisfiable. Associativity requires that we allow inconsistent preconditions. To see this, note that

$$(\text{if}(M)\{x := 1\}; \text{if}(!M)\{x := 1\}) ; (\text{if}(M)\{y := 1\}; \text{if}(!M)\{y := 1\})$$

has a complete pomset that writes  $x$  and  $y$ , regardless of  $M$ . In order to match this in

$$\text{if}(M)\{x := 1\} ; (\text{if}(!M)\{x := 1\}; \text{if}(M)\{y := 1\}) ; \text{if}(!M)\{y := 1\},$$

the middle pomset must include the inconsistent actions  $(M=0 \mid Wx1)$  and  $(M \neq 0 \mid Wy1)$ .

Finally, we drop Jagadeesan et al.'s *causal strengthening* for the same reason. Consider:

$$\text{if}(M)\{r := x\}; y := r; \text{if}(!M)\{s := x\}$$

Associating to the right, this program has a complete pomset containing  $(Wy1)$ . Associating to the left, with causal strengthening, it does not.

#### 4 PwT-MCA: POMSETS WITH PREDICATE TRANSFORMERS FOR MCA

In this section, we develop a model of concurrent computation by adding *reads-from* to Fig. 1. To model coherence and synchronization, we add *delay* to the rule for sequential composition. For MCA architectures, it is sufficient to encode delay in the pomset order. The resulting model, PwT-MCA<sub>1</sub>, supports optimal lowering for relaxed access on Arm8, but requires extra synchronization for acquiring reads. (*Lowering* is the translation of language-level operators to machine instructions. A lowering is *optimal* if it provides the most efficient execution possible.)

A variant, PwT-MCA<sub>2</sub>, supports optimal lowering for all access modes on Arm8. To achieve this, PwT-MCA<sub>2</sub> drops the global requirement that *reads-from* implies pomset order (m7c). The models are the same, except for *internal reads*, where a thread reads its own write. We show an example at the beginning of §4.2. The lowering proofs can be found in the supplementary material. The proofs use recent alternative characterizations of Arm8 [Alglave et al. 2021].

##### 4.1 PwT-MCA<sub>1</sub>

We define PwT-MCA<sub>1</sub> by extending Def. 3.4 and Fig. 1. The definition uses several relations over actions—*matches*, *blocks* and *delays*—as well a distinguished set of *read* actions; see §3.2.

*Definition 4.1.* The definition of PwT-MCA<sub>1</sub> extends that of PwT with a relation *rf* such that

(m7)  $\text{rf} \subseteq E \times E$  is an injective relation capturing *reads-from*, such that

(m7a) if  $d \xrightarrow{\text{rf}} e$  then  $\lambda(d)$  *matches*  $\lambda(e)$ ,

(m7b) if  $d \xrightarrow{\text{rf}} e$  and  $\lambda(c)$  *blocks*  $\lambda(e)$  then either  $c \leq d$  or  $e \leq c$ ,

(m7c) if  $d \xrightarrow{\text{rf}} e$  then  $d < e$ .

The definition of completeness extends Def. 3.4 as follows:

(c7) if  $\lambda(e)$  is a *read* then there is some  $d \xrightarrow{\text{rf}} e$ .


The semantic function extends Fig. 1 as follows:

(s6a) if  $\lambda_1(d)$  *delays*  $\lambda_2(e)$  then  $d \leq e$ ,

(p7) (s7) (i7) *rf* respects  $\text{rf}_1$  and  $\text{rf}_2$ .

In complete pomsets, reads-from (*rf*) must pair every read with a matching write (*c7*). The requirements *m7a*, *m7b*, and *m7c* guarantee that reads are *fulfilled*, as in [Jagadeesan et al. 2020, §2.7]. Parallel composition, sequential composition, and the conditional respect reads-from (*p7*, *s7*, *r7*).

From Def. 3.1, recall that *a* *delays* *b* if  $a \triangleright_{\text{co}} b$  or  $a \triangleright_{\text{sync}} b$  or  $a \triangleright_{\text{sc}} b$ . *s6a* guarantees that sequential order is enforced between conflicting accesses of the same location ( $\triangleright_{\text{co}}$ ), into a release and out of an acquire ( $\triangleright_{\text{sync}}$ ), and between SC accesses ( $\triangleright_{\text{sc}}$ ). Combined with the fulfillment requirements (*m7a*, *m7b*, *m7c*), these ensure coherence, publication, subscription and other idioms. For example, consider the following:<sup>6</sup>




The execution is disallowed due to the cycle. All of the order shown is required at top-level: The intra-thread order comes from *s6a*:  $(Wx0) \rightarrow (Wx1)$  is required by  $\triangleright_{\text{co}}$ .  $(Wx1) \rightarrow (W^{\text{rel}}y1)$  and  $(R^{\text{acq}}y1) \rightarrow (Rx0)$  are required by  $\triangleright_{\text{sync}}$ . The cross-thread order is required by fulfillment: *c7* requires that all top-level reads are in the image of  $\xrightarrow{\text{rf}}$ . *m7a* ensures that  $(W^{\text{rel}}y1) \xrightarrow{\text{rf}} (R^{\text{acq}}y1)$ , and *m7c* subsequently ensures that  $(W^{\text{rel}}y1) < (R^{\text{acq}}y1)$ . The *antidependency*  $(Rx0) \rightarrow (Wx1)$  is required by *m7b*. (Alternatively, we could have  $(Wx1) \rightarrow (Wx0)$ , again resulting in a cycle.)

The semantics gives the expected results for store buffering and load buffering, as well as litmus tests involving fences and SC access. The model of coherence is weaker than C11, in order to support common subexpression elimination, and stronger than Java, in order to support local reasoning about data races. For further examples, see [Jagadeesan et al. 2020, §3.1].

Lemmas 3.5 and 3.6 hold for PwT-MCA<sub>1</sub>. We discuss 3.6g further in §10.

## 4.2 PwT-MCA<sub>2</sub>

Lowering PwT-MCA<sub>1</sub> to Arm8 requires a full fence before every acquiring read.<sup>7</sup> To see why, consider the following attempted execution, where the final values of both *x* and *y* are 2.



The execution is allowed by Arm8, but disallowed by PwT-MCA<sub>1</sub>, due to the cycle.

Arm8 allows the execution because the read of *x* is internal to the thread. This aspect of Arm8 semantics is difficult to model locally. To capture this, we found it necessary to drop *m7c* and relax *s6a*, adding local constraints on *rf* to *PAR*, *SEQ* and *IF*. (For parallelism, we explicitly specify the domain of *d* and *e* in *s6a'*.)

*Definition 4.2.* The definition of PwT-MCA<sub>2</sub> is derived from that of PwT-MCA<sub>1</sub> by removing *m7c* and *s6a* and adding the following:

(P6a) if  $d \in E_1$ ,  $e \in E_2$  and  $d \xrightarrow{\text{rf}} e$  then  $d < e$ ,

(P6b) if  $d \in E_1$ ,  $e \in E_2$  and  $e \xrightarrow{\text{rf}} d$  then  $e < d$ ,

(s6a') if  $d \in E_1$ ,  $e \in E_2$  and  $\lambda_1(d)$  *delays*  $\lambda_2(e)$  then either  $d \xrightarrow{\text{rf}} e$  or  $d \leq e$ ,

<sup>6</sup>We use different colors for arrows representing order:

- $d \rightarrow e$  arises from  $\triangleright_{\text{co}}$  (*s6a*),
- $d \rightarrow e$  arises from  $\triangleright_{\text{sync}}$  or  $\triangleright_{\text{sc}}$  (*s6a*),
- $d \rightarrow e$  arises from control/data/address dependency (*s3*, definition of  $\kappa'_2(d)$ ),
- $d \rightarrow e$  arises from *reads-from* (*m7a*),
- $d \rightarrow e$  arises from *blocking* (*m7b*).

In PwT-MCA<sub>2</sub>, it is possible for *rf* to contradict  $<$ . In this case, we use a dotted arrow for *rf*:  $d \cdots \rightarrow e$  indicates that  $e < d$ .  
<sup>7</sup>Jagadeesan et al. [2020] erroneously elide the required synchronization on acquiring reads.

**p6a** and **p6b** ensure that  $d \xrightarrow{\text{rf}} e$  implies  $d < e$  when the actions come from different threads. However, we may have  $d \xrightarrow{\text{rf}} e$  and  $e < d$  within a thread, as between  $(Wx2)$  to  $(R^{\text{acq}}x2)$  in **INTERNAL-ACQ**, thus allowing this execution. **m7b** and **s6a'** are sufficient to stop stale reads within a thread. For example, it prevents a read of 1 in  $x := 1; x := 2; r := x$ .

With the weakening of **s6a**, we must be careful not to allow spurious pairs to be added to the **rf** relation. For example,  $\llbracket \text{if}(b)\{r := x \mid x := 1\} \text{else } \{r := x; x := 1\} \rrbracket$  should not include  $(Rx1) \xrightarrow{\text{rf}} (Wx1)$ , taking **rf** from the left and  $<$  from the right. The use of “respects” in **i6** and **i7** ensures this.

As a consequence of dropping **m7c**, sequential **rf** must be validated during pomset construction, rather than post-hoc. In §6, we show how to construct program order (**po**) for complete pomsets using phantom events ( $\pi$ ). Using this construction, the following lemma gives a post-hoc verification technique for **rf**. Let  $\pi^{-1}$  be the inverse of  $\pi$ .

LEMMA 4.3. *If  $P \in \llbracket S \rrbracket_{\text{mca2}}$  is complete, then for every  $d \xrightarrow{\text{rf}} e$  either*

- *external fulfillment:  $d < e$  and if  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \leq d$  or  $e \leq c$ , or*
- *internal fulfillment:  $(\exists d' \in \pi^{-1}(d))(\exists e' \in \pi^{-1}(e))$   
 $d' \xrightarrow{\text{po}} e'$  and  $(\nexists c) \lambda(c)$  blocks  $\lambda(e)$  and  $d' \xrightarrow{\text{po}} c \xrightarrow{\text{po}} e'$ .*

These mimic the *external consistency* requirements of Arm8 [Alglave et al. 2021].

## 5 PwT-MCA RESULTS

Prop. 6.1 of Jagadeesan et al. [2020] establishes a compositional principle for proving that programs validate formula in past-time temporal logic. The principal is based entirely on the pomset order relation. Its proof, and all of the no-thin-air examples in [Jagadeesan et al. 2020, §6] hold equally for the models described here.

In the supplementary material, we show that PwT-MCA<sub>1</sub> supports the optimal lowering of relaxed accesses to Arm8 and that PwT-MCA<sub>2</sub> supports the optimal lowering of *all* accesses to Arm8. The proofs are based on two recent characterizations of Arm8 [Alglave et al. 2021]. For PwT-MCA<sub>1</sub>, we use *External Global Consistency*. For PwT-MCA<sub>2</sub>, we use *External Consistency*.

In the supplementary material, we also sketch a proof of sequential consistency for local-data-race-free programs. The proof uses *program order*, which we construct for C11 in §6. The same construction works for PwT-MCA. (This proof sketch assumes there are no RMW operations.)

The semantics validates many peephole optimizations, such as reorderings on relaxed access:

$$\begin{aligned} \llbracket r := x; s := y \rrbracket &= \llbracket s := y; r := x \rrbracket && \text{if } r \neq s \\ \llbracket x := M; y := N \rrbracket &= \llbracket y := N; x := M \rrbracket && \text{if } x \neq y \\ \llbracket x := M; s := y \rrbracket &= \llbracket s := y; x := M \rrbracket && \text{if } x \neq y \text{ and } s \notin \text{id}(M) \end{aligned}$$

Here  $\text{id}(M)$  is the set of locations and registers that occur in  $M$ . Using augmentation closure, the semantics also validates roach-motel reorderings [Sevčík 2008]. For example, on read/write pairs:

$$\begin{aligned} \llbracket x^\mu := M; s := y \rrbracket &\supseteq \llbracket s := y; x^\mu := M \rrbracket && \text{if } x \neq y \text{ and } s \notin \text{id}(M) \\ \llbracket x := M; s := y^\mu \rrbracket &\supseteq \llbracket s := y^\mu; x := M \rrbracket && \text{if } x \neq y \text{ and } s \notin \text{id}(M) \end{aligned}$$

Notably, the semantics does *not* validate read-introduction. When combined with if-introduction (§8.3), read-introduction can break temporal reasoning. This combination is allowed by speculative operational models. See §9 for a discussion.

## 6 PwT-C11: POMSETS WITH PREDICATE TRANSFORMERS FOR C11


PwT can be used to generate semantic dependencies to prohibit thin-air executions of C11, while preserving optimal lowering for relaxed access. We follow the approach of Paviotti et al. [2020],

using our semantics to generate C11 candidate executions with a dependency relation, then applying the axioms of RC11 [Lahav et al. 2017]. The No-Thin-Air axiom of RC11 is overly restrictive, requiring that  $(rf \cup po)$  be acyclic. Instead, we require that  $(rf \cup <)$  is acyclic. This is a more precise categorization of thin-air behavior, and it allows aggressive compiler optimizations that would be erroneously forbidden by RC11's original No-Thin-Air axiom.

The chief difficulty is instrumenting our semantics to generate program order, for use in the various axioms of C11. Using the obvious construction (described in the proof of Lemma 6.2), program order ( $po$ ) is a pre-order, which may include cycles due to coalescing. For example:

$$\text{if}(r)\{x := 1; y := 1\} \text{ else } \{y := 1; x := 1\} \quad \begin{array}{c} \boxed{Wx1} \cdots \boxed{Wy1} \\ \leftarrow \leftarrow \leftarrow \leftarrow \end{array}$$

We solve this by adding *phantom* events. The function  $\pi$  maps phantom events to *real* events. For this program, we have the following PwT-po. (We visualize  $po$  using a dotted arrow  $\cdots \rightarrow$ , and  $\pi$  using a double arrow  $\Rightarrow$ .)



Once the pomset is completed,  $r$  will be known, causing all the preconditions to be either tautological or unsatisfiable. We can then extract program order by restricting phantom events to have tautological preconditions (Def. 6.3). Thus, our strategy for C11 is to first construct a complete PwT-po, then extract top-level program order, then apply the axioms of RC11. We refer to a PwT-po that survives this filtering as a PwT-C11.

*Definition 6.1.* A PwT-po is a PwT (Def. 3.4) equipped with relations  $\pi$  and  $po$  such that

(M8)  $\pi : (E \rightarrow E)$  is an idempotent function capturing *merging*, such that

let  $R = \{e \mid \pi(e)=e\}$  be *real* events, let  $\bar{R} = (E \setminus R)$  be *phantom* events,

let  $S = \{e \mid \forall d. \pi(d)=e \Rightarrow d=e\}$  be *simple* events, let  $\bar{S} = (E \setminus S)$  be *compound* events,

(M8a)  $\lambda(e) = \lambda(\pi(e))$ ,

(M8b) if  $e \in \bar{S}$  then  $\kappa(e) = \bigvee_{\{c \in \bar{R} \mid \pi(c)=e\}} \kappa(c)$ .

(M9)  $po \subseteq (S \times S)$  is a partial order capturing *program order*.

A PwT-po is *complete* if

(c3) if  $e \in R$  then  $\kappa(e)$  is a tautology,

(c5)  $\checkmark$  is a tautology.

A complete PwT-po is a PwT-C11 if it additionally satisfies the axioms of RC11.

Since  $\pi$  is idempotent, we have  $\pi(\pi(e)) = \pi(e)$ . Equivalently, we could require  $\pi(e) \in R$ .

We use  $\pi$  to partition events  $E$  in two ways: we distinguish *real* events  $R$  from *phantom* events  $\bar{R}$ ; we distinguish *simple* events  $S$  from *compound* events  $\bar{S}$ . From idempotency, it follows that all phantom events are simple ( $\bar{R} \subseteq S$ ) and all compound events are real ( $\bar{S} \subseteq R$ ). In addition, all phantom events map to compound events (if  $e \in \bar{R}$  then  $\pi(e) \in \bar{S}$ ).

LEMMA 6.2. *If  $P$  is a PwT then there is a PwT-po  $P''$  that conservatively extends it.*

PROOF. The proof strategy is as follows: We extend the semantics of Fig. 1 with  $po$ . The obvious definition gives us a preorder rather than a partial order. To get a partial order, we replay the semantics without merging to get an *unmerged* pomset  $P'$ ; the construction also produces the map  $\pi$ . We then construct  $P''$  as the union of  $P$  and  $P'$ , using the dependency relation from  $P$ .

We extend the semantics with  $po$  as follows. For pomsets with at most one event,  $po$  is the identity. For sequential composition,  $po = po_1 \cup po_2 \cup E_1 \times E_2$ . For parallel composition and the conditional,  $po = po_1 \cup po_2$ . As noted at the beginning of this section,  $po$  may contain cycles. To find an acyclic  $po'$ , we replay the construction of  $P$  to get  $P'$ . When building  $P'$ , we require disjoint union in **s1** and **t1**:  $E' = E'_1 \uplus E'_2$ . If an event is unmerged in  $P$  ( $e \in E_1 \uplus E_2$ ) then we choose the same

event name for  $P'$ . If an event is merged in  $P$  ( $e \in E_1 \cap E_2$ ) then we choose fresh event names— $e'_1$  and  $e'_2$ —and extend  $\pi$  accordingly:  $\pi(e'_1) = \pi(e'_2) = e$ . In  $P'$ , we take  $\leq' = \text{po}'$ .

To arrive at  $P''$ , we take (1)  $E'' = E \cup E'$ , (2)  $\lambda'' = \lambda \cup \lambda'$ , (3a) if  $e \in E$  then  $\kappa''(e) = \kappa(e)$ , (3b) if  $e \in E' \setminus E$  then  $\kappa''(e) = \kappa'(e)$ , (4)  $\tau''^D = \tau^{(\pi^{-1}(D))}$ , (5)  $\checkmark'' = \checkmark$ , (6)  $d <'' e$  exactly when  $\pi(d) < \pi(e)$ , (7)  $\text{po}'' = \text{po}'$ , and (8)  $\pi''$  is the constructed merge function.  $\square$


*Definition 6.3.* For a PwT-PO, let  $\text{extract}(P)$  be the projection of  $P$  onto the set  $\{e \in E_1 \mid e \text{ is simple and } \kappa_1(e) \text{ is a tautology}\}$ .

By definition,  $\text{extract}(P)$  includes the simple events of  $P$  whose preconditions are tautologies. These are already in program order, as per item 7 of the proof. The dependency order is derived from the real events using  $\pi$ , as per item 6.

The following lemma (immediate from **m8b**) shows that if  $P$  is *complete*, then  $\text{extract}(P)$  includes at least one simple event for every compound event in  $P$ .


**LEMMA 6.4.** *If  $P$  is a complete PwT-PO with compound event  $e$ , then there is a phantom event  $c \in \pi^{-1}(e)$  such that  $\kappa(c)$  is a tautology.*

A pomset in the image of  $\text{extract}$  is a C11 *candidate execution*. As an example, consider Java Causality Test Case 6 [Pugh 2004]. Taking  $w = 0$  and  $v = 1$ , the PwT-PO on the left below produces the candidate execution on the right.




We write  $\llbracket \cdot \rrbracket^{\text{po}}$  for the semantic function defined by applying the construction of Lemma 6.2 to the base semantics of 1.

The dependency calculation of  $\llbracket \cdot \rrbracket^{\text{po}}$  is sufficient for C11; however, it ignores synchronization and coherence completely. For example, consider:




Adding a pair of reads to complete the pomset, we can extract the following candidate executions.



It is somewhat surprising that the writes are independent of both reads!

In PwT-MCA, delay stops the merge in (‡).



It is possible to mimic this in PwT-C11, without introducing extra dependencies: one can filter executions post-hoc using the relation  $\sqsubseteq$ , defined as follows:

$$\pi(d) \sqsubseteq \pi(e) \text{ if } d \xrightarrow{\text{po}} e \text{ and } \lambda(d) \text{ delays } \lambda(e).$$

In (‡), we have both  $d \sqsubseteq e$  and  $e \sqsubseteq d$ . To rule out (‡), it suffices to require that  $\sqsubseteq$  is a partial order.

Table 1. Tool results for supported Java Causality Test Cases [Pugh 2004].  $\perp$  indicates the tool failed to run for this test due to a memory overflow. Tests run on an Intel i9-9980HK with 64 GB of memory. For context, results for the MRD, MRD<sub>IMM</sub>, and MRD<sub>C11</sub> are also included [Paviotti et al. 2020].

Test	PwT-C11	MRD	MRD <sub>IMM</sub>	MRD <sub>C11</sub>
TC1	✓	✓	✓	✓
TC2	✓	✓	✓	✓
TC3	✓	✓	✓	✓
TC4	✓	✓	✓	✓
TC5	✓	✓	✓	✓
TC6	✓	✓	✓	✓
TC7	✓	✓	✓	✓
TC8	✓	✓	✓	✓

Test	PwT-C11	MRD	MRD <sub>IMM</sub>	MRD <sub>C11</sub>
TC9	✓	✓	✓	✓
TC10	✓	✓	✓	✓
TC11	$\perp$	✓	✓	✓
TC12	$\perp$	–	–	–
TC13	✓	✓	✓	✓
TC17	✓	✗	✓	✗
TC18	✓	✗	✓	✗

Program ( $\ddagger$ ) shows that the definition of semantic dependency is up for debate in C11. The International Standard Organization’s C++ concurrency subgroup acknowledges that semantic dependency (`sdep`) would address the Out-of-Thin-Air problem: “Prohibiting executions that have cycles in (`rf`  $\cup$  `sdep`) can therefore be expected to prohibit Out-of-Thin-Air behaviors” [McKenney et al. 2016]. PwT-C11 resolves program structure into a dependency relation—not a complex state—that is precise and easily adjusted. As refinements are made to C11, PwT-C11 can accommodate these and test them automatically.

## 7 PwTer: AUTOMATIC LITMUS TEST EVALUATOR

PwTer automatically and exhaustively calculates the allowed outcomes of litmus tests for the PwT, PwT-PO, and PwT-C11 models, obviating the need for error-prone hand evaluation. It is built in OCaml, using Z3 [de Moura and Bjørner 2008] to judge the truth of predicates.

PwTer allows several modes of evaluation: it can evaluate the rules of Fig. 1, implementing PwT; it can generate program order according to §6, implementing PwT-PO; and similar to MRD [Paviotti et al. 2020], it can construct C11-style pre-executions and filter them according to the rules of RC11 as described in §6, implementing PwT-C11. Finally, PwTer also allows us to toggle the complete check of Def. 3.4, providing an interface for understanding how fragments of code might compose by exposing preconditions and termination conditions that are not yet tautologies.

We have run PwTer over the Java Causality Tests [Pugh 2004] supported in the input syntax, and tabulated the results in Table 1. For context, we have included the results of MRD for the Java Causality tests [Paviotti et al. 2020]. Note that MRD and MRD<sub>C11</sub> do not give the correct outcome on TC17–18—the reason is that local invariant reasoning in MRD is too constrained (see §3.8).

For larger test cases, the tool takes exponentially longer to compute, and for the largest tests the memory footprint is too large for even a well-equipped computer. The compositional nature of the semantics makes tool building practical, but it is not enough to make it scalable for large tests. In combination with the rules for reads and writes, the definitions of  $SEQ(\mathcal{P}_1, \mathcal{P}_2)$  and  $IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$  have exponential complexity. This is compounded by the hidden complexity of calculating the possible merges between pomsets through union in rules `s1` and `r1`. Significant effort has been put into throwing away spurious merges early in PwTer, so that executing the tool remains manageable for small examples. Some further optimizations may be possible within the tool to improve the situation further, such as killing “dead-end” pomsets at each sequence operator, or by doing a directed search for particular execution outcomes. PwTer is available in the supplementary material.

## 8 REFINEMENTS AND ADDITIONAL FEATURES

In the paper so far, we have assumed that registers are assigned at most once. We have done this primarily for readability. In the first subsection below, we drop this assumption, instead using substitution to rename registers. We use a set of registers indexed by event identifier:  $\mathcal{S}_{\mathcal{E}} = \{s_e \mid e \in \mathcal{E}\}$ . By assumption (§3.1), these registers do not appear in programs:  $S[N/s_e] = S$ . The resulting semantics satisfies redundant read elimination.

In the remainder of this section we consider several mostly-orthogonal features: address calculation, if-introduction, and read-modify-write operations. Address calculation and if-introduction do have some interaction, and we spell out the combined semantics in §8.5.

It is worth pointing out that address calculation and if-introduction only affect the semantics of read and write. RMWs introduce new infrastructure in order to ensure atomicity while supporting Arm’s load-exclusive and store-exclusive operations.

These extensions preserve all of the program transformation discussed thus far, and apply equally to the various semantics we have discussed: PWT, PWT-MCA<sub>1</sub>, PWT-MCA<sub>2</sub>, and PWT-C11. The results discussed in §5 also apply equally, with the exception of RMWs, which are excluded from the proof of DRF-SC and from the proof of lowering to Arm8.

### 8.1 Register Recycling and Redundant Read Elimination

JMM Test Case 2 [Pugh 2004] states the following execution should be allowed “since redundant read elimination could result in simplification of  $r=s$  to true, allowing  $y := 1$  to be moved early.”

$$r := x; s := x; \text{if } (r=s) \{ y := 1 \} \parallel x := y \quad (\text{TC2})$$

Under the semantics of Fig. 1, the precondition of  $e$  in the independent case is

$$(1=r \vee x=r) \Rightarrow (1=s \vee r=s) \Rightarrow (r=s), \quad (*)$$

which is equivalent to  $(x=r) \Rightarrow (1=s) \Rightarrow (r=s)$ , which is not a tautology, and thus Fig. 1 requires order from  $d$  to  $e$  in order to complete the pomset.

This execution is allowed, however, if we rename registers using a map from event names to register names. By using this renaming, coalesced events must choose the same register name. In the above example, the precondition of  $e$  in the independent case becomes

$$(1=s_e \vee x=s_e) \Rightarrow (1=s_e \vee s_e=s_e) \Rightarrow (s_e=s_e), \quad (**)$$

which is a tautology. In (\*\*), the first read resolves the nondeterminism in both the first and the second read. Given the choice of event names, the outcome of the second read is predetermined! In (\*), the second read remains nondeterministic, even if the events are destined to coalesce.

Test Cases 17–18 [Pugh 2004] also require coalescing of reads. Contrary to the claim, the semantics of Jagadeesan et al. validates neither redundant load elimination nor these test cases.

*Definition 8.1.* Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, changing R4 of READ:

- (R4a) if  $e \in E \cap D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow v=s_e) \Rightarrow \psi[s_e/r]$ ,
- (R4b) if  $e \in E \setminus D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow (v=s_e \vee x=s_e)) \Rightarrow \psi[s_e/r]$ ,
- (R4c) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv (\forall s) \psi[s/r]$ .

With this semantics, it is straightforward to see that redundant load elimination is sound:

$$\llbracket r := x^\mu; s := x^\mu \rrbracket \supseteq \llbracket r := x^\mu; s := r \rrbracket$$

As a further example, consider Fig. 5 of [Sevčík and Aspinall \[2008\]](#), referenced by [Paviotti et al. \[2020, §6.4\]](#). Consider the case where the reads are merged, both seeing 1:

$$r := y; \text{if}(r=1)\{s := y; x := s\} \text{else } \{x := 1\} \quad \boxed{Ry1} \quad \boxed{\phi} \quad \boxed{Wx1}$$

In order to be independent of both reads, we take the precondition  $\phi$  to be:

$$(1=r \vee y=r) \Rightarrow [r=1 \wedge ((1=s \vee y=s) \Rightarrow s=1)] \vee [r \neq 1]$$

Then collapsing  $r$  and  $s$  and substituting the initial value of  $y$  (say 0), we have a tautology:

$$(1=r \vee 0=r) \Rightarrow [r=1 \wedge ((1=r \vee 0=r) \Rightarrow r=1)] \vee [r \neq 1]$$

Support for register recycling requires predicate transformers, which allow substitution, rather than simple postconditions.

## 8.2 Read-Modify-Write Operations

To support RMWs, we extend the syntax:

$$S ::= \dots \mid r := \text{CAS}^{\mu,\nu}([L], M, N) \mid r := \text{FADD}^{\mu,\nu}([L], M) \mid r := \text{EXCHG}^{\mu,\nu}([L], M)$$

We require that  $r$  does not occur in  $L$ . Semantically, we add a relation  $\xrightarrow{\text{rmw}} \subseteq E \times E$  that relates the read of a successful RMW to the succeeding write.

*Definition 8.2.* Extend the definition of a pomset as follows.

(M10)  $\text{rmw} : E \rightarrow E$  is a partial function capturing read-modify-write *atomicity*, such that

(M10a) if  $d \xrightarrow{\text{rmw}} e$  then  $\lambda(e)$  blocks  $\lambda(d)$ ,

(M10b) if  $d \xrightarrow{\text{rmw}} e$  then  $d < e$ ,

(M10c) if  $\lambda(c)$  overlaps  $\lambda(d)$  and  $d \xrightarrow{\text{rmw}} e$  then  $c < e$  implies  $c \leq d$  and  $d < c$  implies  $e \leq c$ .

Extend the definition of  $SEQ$ ,  $IF$  and  $PAR$  to include:

(s10) (r10) (p10)  $\text{rmw} = (\text{rmw}_1 \cup \text{rmw}_2)$ ,

Let  $READ'$  be defined as for  $READ$ , adding the constraint:

(R4d) if  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv \psi$ .


If  $P \in \text{CAS}(r, x, M, N, \mu, \nu)$  then  $P \in \text{SEQ}(READ'(r, x, \mu), IF(r=M, WRITE(x, N, \nu), SKIP))$  and

(U10) if  $\lambda(e)$  is a write then there is a read  $\lambda(d)$  such that  $\kappa(e) \vDash \kappa(d)$  and  $d \xrightarrow{\text{rmw}} e$ .

$$\llbracket r := \text{CAS}^{\mu,\nu}(x, M, N) \rrbracket = \text{CAS}(r, x, M, N, \mu, \nu)$$

FADD and EXCHG are similar. These definitions ensure atomicity and support lowering to Arm load/store exclusive operations. See [Jagadeesan et al. \[2020\]](#) for examples.


One subtlety of the definition is that we use  $READ'$  rather than  $READ$ : for RMWs, the independent case for a read is the same as the empty case. To see why this should be, consider the relaxed variant of the CDRF example from [Lee et al. \[2020\]](#), using  $READ$  rather than  $READ'$ .

$$x := 0; (r := \text{FADD}^{\text{rlx},\text{rlx}}(x, 1); \text{if}(!r)\{\text{if}(y)\{x := 0\}\}) \parallel r := \text{FADD}^{\text{rlx},\text{rlx}}(x, 1); \text{if}(!r)\{y := 1\}$$


A write should only be visible to one FADD instruction, but here the write of 0 is visible to two! This is allowed because, using  $READ$  instead of  $READ'$ , no order is required from  $(Rx0)$  to  $(Wy1)$  in the last thread.




To see why, consider the independent transformers of the last thread and initializer:



After sequencing, the precondition of  $(Wy1)$  is a tautology:  $(0=r \vee 0=r) \Rightarrow r=0$ .


By including **r4d**,  $\text{READ}'$  constrains the independent predicate transformer of the FADD:




After sequencing, the precondition of  $(Wy1)$  is  $r=0$ , which is *not* a tautology. This forces any top-level pomset to include dependency order from  $(Rx0)$  to  $(Wy1)$ .

### 8.3 If-Introduction (aka Case Analysis)

In order to model sequential composition, we must allow inconsistent predicates in a single pomset, unlike PwP [Jagadeesan et al. 2020]. For example, if  $S = (x := 1)$ , then the semantics Fig. 1 does *not* allow:




However, if  $S = (\text{if}(\neg M)\{x := 1\}; \text{if}(M)\{x := 1\})$ , then it *does* allow the execution. Looking at the initial program:




The difficulty is that the middle action can coalesce either with the right action, or the left, but not both. Thus, we are stuck with some non-tautological precondition. Our solution is to allow a pomset to contain many events for a single action, as long as the events have disjoint preconditions.

Def. 8.3 allows the execution, by splitting the middle command:



Coalescing events gives the desired result.

This is not simply a theoretical question; it is observable. For example, the semantics of Fig. 1 does not allow the following, since it must add order in the first thread from the read of  $y$  to one of the writes to  $x$ .



We show the rules for write and read.<sup>8</sup> The rule for fences requires similar treatment.

<sup>8</sup>The Coq development uses  $\vDash$  rather than  $\equiv$  in **w3** and **r3**. Given the quantification over  $\phi$ , these are equivalent.

*Definition 8.3.* If  $P \in \text{WRITE}(x, M, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \phi : E \rightarrow \Phi)$

- (w1) if  $\kappa(d) \wedge \kappa(e)$  is satisfiable then  $d = e$ , (w4)  $\tau^D(\psi) \equiv \psi[M/x][\mathbf{K}(E)/Q_x]$ ,  
 (w2)  $\lambda(e) = W^\mu x v_e$ , (w5)  $\checkmark \equiv \mathbf{K}(E)$ ,  
 (w3)  $\kappa(e) \equiv \phi_e \wedge M=v_e$ , (w6)  $\phi_e[N/s_d] = \phi_e$ .

If  $P \in \text{READ}(r, x, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \phi : E \rightarrow \Phi)$

- (r1) if  $\phi_d \wedge \phi_e$  is satisfiable then  $d = e$ , (r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,  
 (r2)  $\lambda(e) = R^\mu x v_e$  (r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \mathbf{K}(E)$ ,  
 (r3)  $\kappa(e) \equiv \phi_e \wedge Q_x$ , (r6)  $\phi_e[N/s_d] = \phi_e$ .  
 (r4)  $\tau^D(\psi) \equiv \bigwedge_{e \in E \cap D} \phi_e \Rightarrow (\kappa(e) \Rightarrow v_e = s_e) \Rightarrow \psi[s_e/r]$   
 $\wedge \bigwedge_{e \in E \setminus D} \phi_e \Rightarrow (\kappa(e) \Rightarrow (v_e = s_e \vee x = s_e)) \Rightarrow \psi[s_e/r]$   
 $\wedge (\bigwedge_{e \in E} \neg \phi_e) \Rightarrow (\forall s) \psi[s/r]$

The definition allows multiple events to represent a single action, with disjoint preconditions. The predicate transformers are derived from those defined for the conditional. **w6** and **r6** require that the predicates do not mention registers in  $\mathcal{S}_E$ .

This modification validates Lemma 3.6e, f, and d as equations.

We show how to combine address calculation and if-introduction in §8.5.

## 8.4 Address Calculation

Inevitably, address calculation complicates the definitions of *WRITE* and *READ*. In this section, we develop a flat memory model, which does not deal with provenance [Lee et al. 2018].

*Definition 8.4.* Within a pomset  $P$ , let  $\mathbf{K}(x) = \bigvee \{ \kappa(e) \mid e \in E \wedge \lambda(e) = Wx \}$ .


If  $P \in \text{WRITE}(L, M, \mu)$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (w1) if  $|E| \leq 1$ , (w4)  $\tau^D(\psi) \equiv \bigwedge_{k \in \mathcal{V}} L=k \Rightarrow \psi[M/[k]][\mathbf{K}([k])/Q_{[k]}]$ ,  
 (w2)  $\lambda(e) = W^\mu [\ell] v$ , (w5)  $\checkmark \equiv \mathbf{K}(E)$ .  
 (w3)  $\kappa(e) \equiv L=\ell \wedge M=v$ ,

If  $P \in \text{READ}(r, L, \mu)$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (r1) if  $|E| \leq 1$ , (r4c) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv (\forall s) \psi[s/r]$ ,  
 (r2)  $\lambda(e) = R^\mu [\ell] v$  (r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,  
 (r3)  $\kappa(e) \equiv L=\ell \wedge Q_{[\ell]}$ , (r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \mathbf{K}(E)$ .  
 (r4a) if  $e \in E \cap D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow v = s_e) \Rightarrow \psi[s_e/r]$ ,  
 (r4b) if  $e \in E \setminus D$  then  $\tau^D(\psi) \equiv (\kappa(e) \Rightarrow (v = s_e \vee [\ell] = s_e)) \Rightarrow \psi[s_e/r]$ ,

The combination of read-read independency (§3.7) and address calculation is somewhat delicate. Consider the following program, from Jagadeesan et al. [2020, §5], where initially  $x=0$ ,  $y=0$ ,  $[0]=0$ ,  $[1]=2$ , and  $[2]=1$ . It should only be possible to read 0, disallowing the attempted execution below:



This execution would become possible, however, if we were to remove  $(L=\ell)$  from **r4**—it is included in  $\kappa$ . In this case,  $(Ry2)$  would not necessarily be dependency ordered before  $(Wx1)$ .

## 8.5 Combining Address Calculation and If-Introduction

Def. 8.4 is naive with respect to merging events. Consider the following example:



Merging, we have:

$$\text{if}(M)\{[r] := 0; [0] := !r\} \text{ else } \{[r] := 0; [0] := !r\}$$

$$\overset{c}{\boxed{r=1 \mid W[1]0}} \quad \overset{d}{\boxed{r=0 \vee r=1 \mid W[0]0}} \xrightarrow{e} \overset{e}{\boxed{r=0 \mid W[0]1}}$$

The precondition of  $W[0]0$  is a tautology; however, this is not possible for  $([r] := 0; [0] := !r)$  alone. Def. 8.5 enables this execution using if-introduction. Under this semantics, we have:

$$\overset{c}{\boxed{r=1 \mid W[1]0}} \quad \overset{d}{\boxed{r=0 \mid W[0]0}} \qquad \overset{d}{\boxed{r=1 \mid W[0]0}} \quad \overset{e}{\boxed{r=0 \mid W[0]1}}$$

Sequencing and merging:

$$[r] := 0; [0] := !r$$

$$\overset{c}{\boxed{r=1 \mid W[1]0}} \quad \overset{d}{\boxed{r=0 \vee r=1 \mid W[0]0}} \xrightarrow{e} \overset{e}{\boxed{r=0 \mid W[0]1}}$$

The precondition of  $(W[0]0)$  is a tautology, as required.

Def. 8.5 is a mash-up of the Def. 8.3 and Def. 8.4.

*Definition 8.5.* If  $P \in \text{WRITE}(L, M, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \phi : E \rightarrow \Phi)$

- (w1) if  $\kappa(d) \wedge \kappa(e)$  is satisfiable then  $d = e$ , (w4)  $\tau^D(\psi) \equiv \bigwedge_{k \in \mathcal{V}} L=k \Rightarrow \psi[M/k][\mathbf{K}([k])/Q[k]]$ ,  
(w2)  $\lambda(e) = W^\mu[\ell_e]v_e$ , (w5)  $\checkmark \equiv \mathbf{K}(E)$ ,  
(w3)  $\kappa(e) \equiv \phi_e \wedge L=\ell_e \wedge M=v_e$ , (w6)  $\phi_e[N/s_d] = \phi_e$ .

If  $P \in \text{READ}(r, L, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \phi : E \rightarrow \Phi)$

- (r1) if  $\kappa(d) \wedge \kappa(e)$  is satisfiable then  $d = e$ , (r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,  
(r2)  $\lambda(e) = R^\mu[\ell_e]v_e$  (r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \mathbf{K}(E)$ ,  
(r3)  $\kappa(e) \equiv \phi_e \wedge L=\ell_e \wedge Q[\ell_e]$ , (r6)  $\phi_e[N/s_d] = \phi_e$ .  
(r4)  $\tau^D(\psi) \equiv \bigwedge_{e \in E \cap D} \phi_e \Rightarrow (\kappa(e) \Rightarrow v_e=s_e) \Rightarrow \psi[s_e/r]$   
 $\wedge \bigwedge_{e \in E \setminus D} \phi_e \Rightarrow (\kappa(e) \Rightarrow (v_e=s_e \vee [\ell_e]=s_e)) \Rightarrow \psi[s_e/r]$   
 $\wedge (\bigwedge_{e \in E} \neg \phi_e) \Rightarrow (\forall s) \psi[s/r]$ ,

## 9 RELATED WORK

Marino et al. [2015] argue that the “silently shifting semicolon” is sufficiently problematic for programmers that concurrent languages should guarantee sequential abstraction, despite the performance penalties (see also Liu et al. [2021]). In this paper, we take the opposite approach. We have attempted to find the most intellectually tractable model that encompasses all of the messiness of relaxed memory.

There are two prior studies of relaxed memory that include precise calculation of semantic dependencies—neither gives the semantics of sequential composition in direct style. First, Paviotti et al. [2020] defined MRD, which calculates dependencies using event structures rather than logic. This strategy is brittle than ours, leading to false positives (§3.8). Second, Jagadeesan et al. [2020] defined PwP, using logical entailment to define dependency. Although PwT is based on PwP, there are many differences. Some of these are motivated by requirements unique to PwT (see §3.9). Other differences are stylistic: For example, we use termination *conditions* rather than termination *actions*—our formulation fixes an error in Jagadeesan et al.’s definition of parallel composition. We also fix an error in their treatment of redundant read elimination (§8.1).

Kavanagh and Brookes [2018] define a semantics using pomsets without preconditions. Instead, their model uses syntactic dependencies, thus invalidating many compiler optimizations. They also require a fence after every relaxed read on Arm8. Pichon-Pharabod and Sewell [2016] use event structures to calculate dependencies, combined with an operational semantics that incorporates program transformations. This approach seems to require whole-program analysis.

Other studies of relaxed memory can be categorized by their approach to dependency calculation. Hardware models use syntactic dependencies [Alglave et al. 2014]. Many software models do not bother with dependencies at all [Batty et al. 2011; Cox 2016; Watt et al. 2020, 2019]. Others have strong dependencies that disallow compiler optimizations and efficient implementation, typically requiring fences for every relaxed read on Arm8 [Boehm and Demsky 2014; Dolan et al. 2018; Jeffrey and Riely 2016; Lahav et al. 2017; Lamport 1979]. Many of the most prominent models are operational models based on speculative execution [Chakraborty and Vafeiadis 2019; Cho et al. 2021; Jagadeesan et al. 2010; Kang et al. 2017; Lee et al. 2020; Manson et al. 2005].

Morally, PwT fits between the strong models and the speculative ones. Looking at the details, however, PwT-MCA is incomparable to both RC11 [Lahav et al. 2017] and the promising semantics [Kang et al. 2017], to take two examples. RC11 allows non-MCA behaviors that PwT-MCA disallows. PwT-MCA has a weaker notion of coherence than the promising semantics.

Jagadeesan et al. [2020] argue that the speculative models allow too many executions, resulting in a failure of temporal reasoning and potentially jeopardizing type safety and other security properties. In a similar vein, Cho et al. [2021] argue that local DRF guarantees are violated when read-introduction is followed by if-introduction, branching on the read just introduced. These optimizations are validated by the speculative models—Cho et al. manage to avoid the problem by adopting a sub-optimal lowering for RMWs. PwT does not suffer from this problem, since PwT does not validate read-introduction. There appears to be a genuine tension between temporal reasoning, as supported by PwT, and read-introduction, as supported by the speculative models.

Other work in relaxed memory has shown that tooling is especially useful to researchers, architects, and language specifiers, enabling them to build intuitions experimentally [Alglave et al. 2014; Batty et al. 2011; Cooksey et al. 2019; Paviotti et al. 2020]. Unfortunately, it is not obvious that tools can be built for all thin-air-free models: the calculation of Pichon-Pharabod and Sewell [2016] does not have a termination proof for an arbitrary input; the enormous state space for the operational models of Kang et al. [2017] and Chakraborty and Vafeiadis [2019] is daunting for a tool builder—and as yet no tool exists for automatically evaluating these models. We described a tool for automatically evaluating PwT in §7.

## 10 LIMITATIONS AND FUTURE WORK

This paper is the first to present a direct denotational semantics for sequential composition that can be efficiently compiled to modern CPUs. We defined two models: PwT-C11 solves the out-of-thin-air problem for C11, and PwT-MCA solves it for safe languages such as Java and Javascript.

Our work has several limitations, providing opportunities for future work:

PwT-C11 can be lowered efficiently to any architecture supported by C11, but inherits the top-level axioms of RC11, compromising compositionality. PwT-MCA is as compositional as a model of concurrent imperative programming can be, but is limited to MCA architectures for optimal lowering. It would be interesting to explore the middle ground to find a fully compositional model that supports optimal lowering to all modern architectures.

As mentioned in §9, some safety guarantees may be violated when read-introduction is followed by if-introduction, branching on the read just introduced. Nonetheless, read-introduction is ubiquitous in some compilers [Lee et al. 2017]. It would be interesting to know the cost of restricting this optimization. In a similar vein, PwT-MCA<sub>1</sub> is a simpler model than PwT-MCA<sub>2</sub>, but requires fences on acquiring reads for Arm8. It would be illuminating to find out what the performance penalty is for these fences.

We have defined the soundness of compiler optimizations in the model, rather than contextually:  $S'$  is a sound refinement of  $S$  if  $\llbracket S' \rrbracket \subseteq \llbracket S \rrbracket$ . This approach has several advantages—for example, it is immediate that a sound optimization is sound in any context. It also has a disadvantage: some

optimizations complicate the semantics. For example, PwT-MCA does not validate access elimination, such as store-forwarding and dead-write-removal—consider that complete executions of  $\llbracket x := 1; r := x \rrbracket$  must include a read action and that complete executions of  $\llbracket x := 1; x := 2 \rrbracket$  must include two write actions. As another example, PwT-MCA does not validate the reverse inclusions for Lemma 3.6g—consider that  $\llbracket \text{if}(r)\{x := 1\} \text{else}\{x := 2\} \rrbracket$  has an augmented (Lemma 3.7) execution with  $(r=0 \mid Wx2) \rightarrow (r \neq 0 \mid Wx1)$ , whereas  $\llbracket \text{if}(r)\{x := 1\}; \text{if}(!r)\{x := 2\} \rrbracket$  has no such execution. We expect that these optimizations can be validated, at the cost of complicating the semantics. For access elimination, it is likely sufficient to allow events with different actions to merge. For Lemma 3.6g, it is likely sufficient to encode `delay` in the logic—the problem in the execution above is that `delay` introduces order even when the preconditions are disjoint.

We have not treated loops, although we expect that the usual approach of showing continuity for all the semantic operations with respect to set inclusion would go through. Paviotti et al. [2020] use step-indexing to account for loops; perhaps this approach could be adapted.

While we have mechanized some proofs, most of our proofs are informal. In particular, we have only a pen-and-paper proof showing that PwT-MCA supports optimal lowering to Arm8. The same is true for local data race-freedom (LDRF-SC)—additionally, our proof sketch for LDRF-SC elides RMWS, which have caused complications in other models [Cho et al. 2021].

Supplementary material for this paper is available at <https://weakmemory.github.io/pwt>.

## Acknowledgements

This paper has been greatly improved by the comments of the anonymous reviewers. James Riely was supported by the National Science Foundation under grant No. CCR-1617175. Mark Batty and Simon Cooksey were supported by the EPSRC under grant Nos. EP/V000470/1 and EP/R032971/1, and by VeTSS. Anton Podkopaev was supported by JetBrains Research.

## REFERENCES

- Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. 2021. Armed Cats: Formal Concurrency Modelling at Arm. *ACM Trans. Program. Lang. Syst.* 43, 2, Article 8 (July 2021), 54 pages. <https://doi.org/10.1145/3458926>
- Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. *ACM Trans. Program. Lang. Syst.* 36, 2, Article 7 (July 2014), 74 pages. <https://doi.org/10.1145/2627752>
- Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell. 2015. The Problem of Programming Language Concurrency Semantics. In *Programming Languages and Systems - 24th European Symposium on Programming, ESOP 2015, London, UK, April 11-18, 2015. Proceedings (Lecture Notes in Computer Science, Vol. 9032)*, Jan Vitek (Ed.). Springer, 283–307. [https://doi.org/10.1007/978-3-662-46669-8\\_12](https://doi.org/10.1007/978-3-662-46669-8_12)
- Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. 2011. Mathematizing C++ Concurrency. In *Proceedings of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Austin, Texas, USA) (POPL '11)*. ACM, New York, NY, USA, 55–66. <https://doi.org/10.1145/1926385.1926394>
- Hans-J. Boehm and Brian Demsky. 2014. Outlawing Ghosts: Avoiding Out-of-thin-air Results. In *Proceedings of the Workshop on Memory Systems Performance and Correctness (Edinburgh, United Kingdom) (MSPC '14)*. ACM, New York, NY, USA, Article 7, 6 pages. <https://doi.org/10.1145/2618128.2618134>
- Stephen D. Brookes. 1996. Full Abstraction for a Shared-Variable Parallel Language. *Inf. Comput.* 127, 2 (1996), 145–163. <https://doi.org/10.1006/inco.1996.0056>
- Soham Chakraborty and Viktor Vafeiadis. 2019. Grounding thin-air reads with event structures. *PACMPL* 3, POPL (2019), 70:1–70:28. <https://doi.org/10.1145/3290383>
- Minki Cho, Sung-Hwan Lee, Chung-Kil Hur, and Ori Lahav. 2021. Modular data-race-freedom guarantees in the promising semantics. In *PLDI '21: 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, Virtual Event, Canada, June 20-25, 2021*, Stephen N. Freund and Eran Yahav (Eds.). ACM, 867–882. <https://doi.org/10.1145/3453483.3454082>
- Simon Cooksey, Sarah Harris, Mark Batty, Radu Grigore, and Mikoláš Janota. 2019. PrideMM: Second Order Model Checking for Memory Consistency Models. In *Formal Methods. FM 2019 International Workshops - Porto, Portugal, October 7-11, 2019, Revised Selected Papers, Part II (Lecture Notes in Computer Science, Vol. 12233)*, Emil Sekerinski, Nelma Moreira,

- José N. Oliveira, Daniel Ratiu, Riccardo Guidotti, Marie Farrell, Matt Luckcuck, Diego Marmsoler, José Campos, Troy Astarte, Laure Gonnord, Antonio Cerone, Luis Couto, Brijesh Dongol, Martin Kutrib, Pedro Monteiro, and David Delmas (Eds.). Springer, 507–525. [https://doi.org/10.1007/978-3-030-54997-8\\_31](https://doi.org/10.1007/978-3-030-54997-8_31)
- Russ Cox. 2016. Go’s Memory Model. <http://nil.csail.mit.edu/6.824/2016/notes/gomem.pdf>.
- Leonardo Mendonça de Moura and Nikolaj Bjørner. 2008. Z3: An Efficient SMT Solver. In *Tools and Algorithms for the Construction and Analysis of Systems, 14th International Conference, TACAS 2008, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2008, Budapest, Hungary, March 29–April 6, 2008. Proceedings (Lecture Notes in Computer Science, Vol. 4963)*, C. R. Ramakrishnan and Jakob Rehof (Eds.). Springer, 337–340. [https://doi.org/10.1007/978-3-540-78800-3\\_24](https://doi.org/10.1007/978-3-540-78800-3_24)
- Edsger W. Dijkstra. 1975. Guarded Commands, Nondeterminacy and Formal Derivation of Programs. *Commun. ACM* 18, 8 (1975), 453–457. <https://doi.org/10.1145/360933.360975>
- Stephen Dolan, KC Sivaramakrishnan, and Anil Madhavapeddy. 2018. Bounding Data Races in Space and Time. In *Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation (Philadelphia, PA, USA) (PLDI 2018)*. ACM, New York, NY, USA, 242–255. <https://doi.org/10.1145/3192366.3192421>
- William Ferreira, Matthew Hennessy, and Alan Jeffrey. 1996. A Theory of Weak Bisimulation for Core CML. In *Proceedings of the 1996 ACM SIGPLAN International Conference on Functional Programming, ICFP 1996, Philadelphia, Pennsylvania, USA, May 24–26, 1996*, Robert Harper and Richard L. Wexelblat (Eds.). ACM, 201–212. <https://doi.org/10.1145/232627.232649>
- Jay L. Gischer. 1988. The equational theory of pomsets. *Theoretical Computer Science* 61, 2 (1988), 199–224. [https://doi.org/10.1016/0304-3975\(88\)90124-7](https://doi.org/10.1016/0304-3975(88)90124-7)
- C.A.R. Hoare. 1969. An Axiomatic Basis for Computer Programming. *Commun. ACM* 12, 10 (Oct. 1969), 576–580. <https://doi.org/10.1145/363235.363259>
- Radha Jagadeesan, Alan Jeffrey, and James Riely. 2020. Pomsets with preconditions: a simple model of relaxed memory. *Proc. ACM Program. Lang.* 4, OOPSLA (2020), 194:1–194:30. <https://doi.org/10.1145/3428262>
- Radha Jagadeesan, Corin Pitcher, and James Riely. 2010. Generative Operational Semantics for Relaxed Memory Models. In *Programming Languages and Systems, 19th European Symposium on Programming, ESOP 2010, Paphos, Cyprus, March 20–28, 2010. Proceedings (Lecture Notes in Computer Science, Vol. 6012)*, Andrew D. Gordon (Ed.). Springer, 307–326. [https://doi.org/10.1007/978-3-642-11957-6\\_17](https://doi.org/10.1007/978-3-642-11957-6_17)
- Alan Jeffrey and James Riely. 2016. On Thin Air Reads Towards an Event Structures Model of Relaxed Memory. In *Proceedings of the 31st Annual ACM/IEEE Symposium on Logic in Computer Science, LICS ’16, New York, NY, USA, July 5–8, 2016*, M. Grohe, E. Koskinen, and N. Shankar (Eds.). ACM, 759–767. <https://doi.org/10.1145/2933575.2934536>
- Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18–20, 2017*, Giuseppe Castagna and Andrew D. Gordon (Eds.). ACM, 175–189. <http://dl.acm.org/citation.cfm?id=3009850>
- Ryan Kavanagh and Stephen Brookes. 2018. A denotational account of C11-style memory. *CoRR* abs/1804.04214 (2018), 13 pages. arXiv:1804.04214 <http://arxiv.org/abs/1804.04214>
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18–23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 618–632. <https://doi.org/10.1145/3062341.3062352>
- Leslie Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. *IEEE Trans. Comput.* 28, 9 (Sept. 1979), 690–691. <https://doi.org/10.1109/TC.1979.1675439>
- Juneyoung Lee, Chung-Kil Hur, Ralf Jung, Zhengyang Liu, John Regehr, and Nuno P. Lopes. 2018. Reconciling high-level optimizations and low-level code in LLVM. *Proc. ACM Program. Lang.* 2, OOPSLA (2018), 125:1–125:28. <https://doi.org/10.1145/3276495>
- Juneyoung Lee, Yoonseung Kim, Youngju Song, Chung-Kil Hur, Sanjoy Das, David Majnemer, John Regehr, and Nuno P. Lopes. 2017. Taming undefined behavior in LLVM. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18–23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 633–647. <https://doi.org/10.1145/3062341.3062343>
- Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: global optimizations in relaxed memory concurrency. In *Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15–20, 2020*, Alastair F. Donaldson and Emina Torlak (Eds.). ACM, 362–376. <https://doi.org/10.1145/3385412.3386010>
- Lun Liu, Todd Millstein, and Madanlal Musuvathi. 2019. Accelerating Sequential Consistency for Java with Speculative Compilation. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation (Phoenix, AZ, USA) (PLDI 2019)*. ACM, New York, NY, USA, 16–30. <https://doi.org/10.1145/3314221.3314611>

- Lun Liu, Todd Millstein, and Madanlal Musuvathi. 2021. Safe-by-Default Concurrency for Modern Programming Languages. *ACM Trans. Program. Lang. Syst.* 43, 3, Article 10 (Sept. 2021), 50 pages. <https://doi.org/10.1145/3462206>
- Jeremy Manson, William Pugh, and Sarita V. Adve. 2005. The Java Memory Model. *SIGPLAN Not.* 40, 1 (Jan. 2005), 378–391. <https://doi.org/10.1145/1047659.1040336>
- Daniel Marino, Todd D. Millstein, Madanlal Musuvathi, Satish Narayanasamy, and Abhayendra Singh. 2015. The Silently Shifting Semicolon. In *1st Summit on Advances in Programming Languages, SNAPL 2015, May 3-6, 2015, Asilomar, California, USA (LIPICs, Vol. 32)*, Thomas Ball, Rastislav Bodik, Shriram Krishnamurthi, Benjamin S. Lerner, and Greg Morrisett (Eds.). Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 177–189. <https://doi.org/10.4230/LIPICs.SNAPL.2015.177>
- Ian A. Mason and Carolyn L. Talcott. 1992. References, Local Variables and Operational Reasoning. In *Proceedings of the Seventh Annual Symposium on Logic in Computer Science (LICS '92), Santa Cruz, California, USA, June 22-25, 1992*. IEEE Computer Society, 186–197. <https://doi.org/10.1109/LICS.1992.185532>
- Paul E. McKenney, Alan Jeffrey, Ali Sezgin, and Tony Tye. 2016. Out-of-Thin-Air Execution is vacuous. <http://wg21.link/p0422>.
- Robin Milner. 1977. Fully Abstract Models of Typed  $\lambda$ -Calculi. *Theor. Comput. Sci.* 4, 1 (1977), 1–22. [https://doi.org/10.1016/0304-3975\(77\)90053-6](https://doi.org/10.1016/0304-3975(77)90053-6)
- Peter O'Hearn. 2007. Resources, Concurrency, and Local Reasoning. *Theor. Comput. Sci.* 375, 1-3 (April 2007), 271–307. <https://doi.org/10.1016/j.tcs.2006.12.035>
- Marco Paviotti, Simon Cooksey, Anouk Paradis, Daniel Wright, Scott Owens, and Mark Batty. 2020. Modular Relaxed Dependencies in Weak Memory Concurrency. In *Programming Languages and Systems - 29th European Symposium on Programming, ESOP 2020, Dublin, Ireland, April 25-30, 2020, Proceedings (Lecture Notes in Computer Science, Vol. 12075)*, Peter Müller (Ed.). Springer, 599–625. [https://doi.org/10.1007/978-3-030-44914-8\\_22](https://doi.org/10.1007/978-3-030-44914-8_22)
- Jean Pichon-Pharabod and Peter Sewell. 2016. A Concurrency Semantics for Relaxed Atomics That Permits Optimisation and Avoids Thin-air Executions. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (St. Petersburg, FL, USA) (POPL '16)*. ACM, New York, NY, USA, 622–633. <https://doi.org/10.1145/2837614.2837616>
- Gordon D. Plotkin. 1977. LCF Considered as a Programming Language. *Theor. Comput. Sci.* 5, 3 (1977), 223–255. [https://doi.org/10.1016/0304-3975\(77\)90044-5](https://doi.org/10.1016/0304-3975(77)90044-5)
- Vaughan R. Pratt. 1985. Some Constructions for Order-Theoretic Models of Concurrency. In *Logics of Programs, Conference, Brooklyn College, New York, NY, USA, June 17-19, 1985, Proceedings (Lecture Notes in Computer Science, Vol. 193)*, Rohit Parikh (Ed.). Springer, 269–283. [https://doi.org/10.1007/3-540-15648-8\\_22](https://doi.org/10.1007/3-540-15648-8_22)
- William Pugh. 2004. Causality Test Cases. <https://perma.cc/PJT9-XS8Z>
- Jaroslav Sevcík. 2008. *Program Transformations in Weak Memory Models*. PhD thesis. Laboratory for Foundations of Computer Science, University of Edinburgh.
- Jaroslav Sevcík and David Aspinall. 2008. On Validity of Program Transformations in the Java Memory Model. In *ECOOP 2008 - Object-Oriented Programming, 22nd European Conference, Paphos, Cyprus, July 7-11, 2008, Proceedings (Lecture Notes in Computer Science, Vol. 5142)*, Jan Vitek (Ed.). Springer, 27–51. [https://doi.org/10.1007/978-3-540-70592-5\\_3](https://doi.org/10.1007/978-3-540-70592-5_3)
- Joel Spolsky. 2002. The Law of Leaky Abstractions. <https://www.joelonsoftware.com/2002/11/11/the-law-of-leaky-abstractions/>.
- Viktor Vafeiadis and Chinmay Narayan. 2013. Relaxed separation logic: a program logic for C11 concurrency. In *Proceedings of the 2013 ACM SIGPLAN International Conference on Object Oriented Programming Systems Languages & Applications, OOPSLA 2013, part of SPLASH 2013, Indianapolis, IN, USA, October 26-31, 2013*, Antony L. Hosking, Patrick Th. Eugster, and Cristina V. Lopes (Eds.). ACM, 867–884. <https://doi.org/10.1145/2509136.2509532>
- Conrad Watt, Christopher Pulte, Anton Podkopaev, Guillaume Barbier, Stephen Dolan, Shaked Flur, Jean Pichon-Pharabod, and Shu-yu Guo. 2020. Repairing and mechanising the JavaScript relaxed memory model. In *Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15-20, 2020*, Alastair F. Donaldson and Emina Torlak (Eds.). ACM, 346–361. <https://doi.org/10.1145/3385412.3385973>
- Conrad Watt, Andreas Rossberg, and Jean Pichon-Pharabod. 2019. Weakening WebAssembly. *Proc. ACM Program. Lang.* 3, OOPSLA (2019), 133:1–133:28. <https://doi.org/10.1145/3360559>