An Analysis of x86-64 Inline Assembly in C Programs

Manuel Rigger
Johannes Kepler University Linz
Austria
manuel.rigger@jku.at

Stefan Marr
University of Kent
United Kingdom
s.marr@kent.ac.uk

Stephen Kell
University of Cambridge
United Kingdom
stephen.kell@cl.cam.ac.uk

David Leopoldseder
Johannes Kepler University Linz
Austria
david.leopoldseder@jku.at

Hanspeter Mössenböck
Johannes Kepler University Linz
Austria
hanspeter.moessenboeck@jku.at

Abstract
C codebases frequently embed nonportable and unstandardized elements such as inline assembly code. Such elements are not well understood, which poses a problem to tool developers who aspire to support C code. This paper investigates the use of x86-64 inline assembly in 1264 C projects from GitHub and combines qualitative and quantitative analyses to answer questions that tool authors may have. We found that 28.1% of the most popular projects contain inline assembly code, although the majority contain only a few fragments with just one or two instructions. The most popular instructions constitute a small subset concerned largely with multicore semantics, performance optimization, and hardware control. Our findings are intended to help developers of C-focused tools, those testing compilers, and language designers seeking to reduce the reliance on inline assembly. They may also aid the design of tools focused on inline assembly itself.

CCS Concepts • General and reference → Empirical studies; • Software and its engineering → Assembly languages: Language features; • Computer systems organization → Complex instruction set computing;

Keywords Inline Assembly, C, Empirical Survey, GitHub

ACM Reference Format:

VEE ’18, March 25, 2018, Williamsburg, VA, USA
© 2018 Copyright held by the owner/author(s). Publication rights licensed to the Association for Computing Machinery. This is the author’s version of the work. It is posted here for your personal use. Not for redistribution. The definitive Version of Record was published in VEE ’18: 14th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, March 25, 2018, Williamsburg, VA, USA, https://doi.org/10.1145/3186411.3186418.

1 Introduction
Inline assembly refers to assembly instructions embedded in C code in a way that allows direct interaction; for example, they can directly access C variables. Such code is inherently platform-dependent; it uses instructions from the target machine’s Instruction Set Architecture (ISA). For example, the following C function uses the rdtsc instruction to read a timer on x86-64. Its two output operands tickh and tickl store the higher and lower parts of the result. The platform-specific constraints =a and =d request particular registers.

```c
uint64_t rdtsc () {
  uint32_t tick1, tickh;
  asm volatile ("rdtsc":=a"(tick1),=d"(tickh));
  return ((uint64_t)tickh << 32)|tickl;
} /* see §2.5 for detailed syntax */
```

This kind of platform dependency adds to the complexity of C programs. A single complex ISA, such as x86, can contain about a thousand instructions [25]. Furthermore, inline assembly fragments may contain not only instructions, but also assembler directives (such as .hidden, controlling symbol visibility) that are specific to the host system’s assembler.

It is not surprising that many tools that process C code or associated intermediate languages (such as LLVM IR [38] and CIL [45]) partially or entirely lack support for inline assembly. For example, many bug-finding tools (e.g., the Clang Static Analyzer [70], splint [18, 19, 63], Frama-C [69], uno [26], and the LLVM sanitizers [55, 58]), tools for source translation (e.g., c2go [44]), semantic models for C [36, 43], and alternative execution environments such as Sulong [51–53] and Klee [12] still lack support for inline assembly, provide only partial support, or overapproximate it (e.g., by analyzing only the side effects specified as part of the fragment), which can lead to imprecise analyses or missed optimization opportunities. How to provide better support depends on the tool, for example, in Sulong, adding support for assembly instructions requires emulating their behavior in Java, while support in a formal model would require specifying the instructions in a language such as Coq.

Literature on processing C code seldom mentions inline assembly except for stating that it is rare [31]. Tool writers
would benefit from a thorough characterization of the occurrence of inline assembly in practice, as it would enable them to make well-informed decisions on what support to add. Hence, we analyzed 1264 C projects that we collected from GitHub. We manually analyzed the inline assembly fragments in them (i.e., inline assembly instructions that are part of a single asm statement). From these fragments, we created a database with fragments specific to the x86-64 architecture to quantitatively analyze their usage.

We found that:

- Out of the most popular projects, 28.1% contain inline assembly fragments.
- Most inline assembly fragments consist of a single instruction, and most projects contain only a few inline assembly fragments.
- Since many projects use the same subset of inline assembly fragments, tool writers could support as much as 64.5% of these projects by implementing just 5% of x86-64 instructions.
- Inline assembly is used mostly for specific purposes: to ensure semantics on multiple cores, to optimize performance, to access functionality that is unavailable in C, and to implement arithmetic operations.

Our findings suggest that tool writers might want to consider adding support for inline assembly in their C tools, as it is used surprisingly often. We also found that inline assembly is not specific to a small set of domains, but appears in applications in which one might not expect it (e.g., text processing). Since most applications use the same subset of inline assembly instructions, a large proportion of projects could be supported with just a moderate implementation effort. Another finding, however, is that instructions are not all that matters. Rather, assembly instructions are only one of many non-C notations used in C codebases, all of which generally suffer from the same lack of tool support. For example, some uses of asm contain no instructions, consisting only of assembler directives and constraints. Others are interchangeable with non-portable compiler intrinsics or pragmas. Yet others gain meaning in conjunction with linker command-line options or scripts. This paper is therefore a first step towards characterizing this larger “soup” of notations that tools must support in order to fully comprehend C codebases.

2 Methodology

To guide tool developers in supporting inline assembly, we posed six research questions. We detail how we scoped the survey, selected and obtained C applications, and finally analyzed their inline assembly fragments.

2.1 Research Questions

To characterize the usage of inline assembly in C projects, we investigated the following research questions (RQs):

**RQ1: How common is inline assembly in C programs?** Knowing how commonly inline assembly is used indicates to C tool writers whether it needs to be supported.

**RQ2: How long is the average inline assembly fragment?** Characterizing the length of the average inline assembly fragment gives further implementation guidance. If inline assembly fragments typically contain only a single instruction, simple pattern-matching approaches might be sufficient to support them. If inline assembly fragments are large, numerous, or “hidden” behind macro meta-programming [57], it might be more difficult to add support for them.

**RQ3: In which domains is inline assembly used?** Answering this question helps if a tool targets only specific domains. It seemed likely that the usage of inline assembly differs across domains. We expected inline assembly in cryptographic libraries because instruction set extensions such as AES-NI explicitly serve cryptographic code [6]. This was supported by a preliminary literature search, as inline assembly is, for example, often mentioned in the context of cryptographic libraries [23, 37, 40, 61]. We also expected it to implement related security techniques, preventing timing-side channels [7] and compiler interference [66, 67]. It was less clear what other domains make frequent use of inline assembly.

**RQ4: What is inline assembly used for?** Knowing the typical use cases of inline assembly helps tool writers to assign meaningful semantics to inline assembly instructions. It also helps to determine whether alternative implementations in C could be considered. We hypothesized that inline assembly is used—aside from cryptographic use cases—mainly to improve performance and to access functionality that is not exposed by the C language.

**RQ5: Do projects use the same subset of inline assembly?** Answering this question determines how much inline assembly support needs to be implemented to cope with the majority of C projects. Currently, C tool writers have to assume that the whole ISA needs to be supported. However, one of our assumptions was that most projects—if they use inline assembly—rely on a common subset of instructions. By adding support for this subset, C tool writers could cope with most of the projects that use inline assembly.

2.2 Scope of the Study

Our focus was to quantitatively and qualitatively analyze inline assembly code. For our quantitative analysis, we built a database (using SQLite3) of inline assembly occurrences in code written for x86-64, as it is one of the most widely used architectures. The database contains information about each project, inline assembly fragment, and assembly instruction analyzed. We used this database to perform aggregate queries, for example, to determine the most common instructions. The database and aggregation scripts are available at https://github.com/jku-ssw/inline-assembly to facilitate.
further research. Additionally, we qualitatively analyzed all instructions to summarize them in a meaningful way.

2.3 Obtaining the Projects

In our survey, we selected C applications from GitHub, a project hosting website. To gather a diverse corpus of projects, we used two strategies:

We selected all projects with at least 850 GitHub stars—an arbitrary cut-off that gave us a manageable yet sufficiently large sample—which resulted in 327 projects being selected. Stars indicate the popularity of a project and are given by GitHub users [10]. We assumed that the most popular projects reflect those applications that are most likely processed by C tools.

We selected another 937 projects by searching for certain keywords\(^1\) and by taking all matching projects that had at least 10 stars. The goal was to select projects of a certain domain with different degrees of popularity to account for the long tail of the distribution. In order to avoid personal forks, experiments, duplicate projects and the like [32, 41], we did not consider projects that had fewer than 10 stars.

2.4 Filtering the Projects

Our primary goal was to analyze C application-level code which we consider to be of general interest. Consequently, we ignored projects if they were operating systems, device drivers, firmware, and other code that is typically considered part of an operating system. Such code directly interacts with hardware and thus comes with its own special set of features and usage patterns of inline assembly. Further, to keep the scope manageable, we focused on code for x86-64 Linux systems. Therefore, we excluded projects that worked only for other architectures or other operating systems. Further, we did not consider uncommon x86 extensions such as VIA’s Padlock extensions [65].

We restricted our analysis to C code, excluding C++ code. Projects that mixed C/C++ code were also excluded if the C++ LOC were greater in number than the C LOC. We also excluded C/C++ header files (ending with .h) when they contained C++ code. A number of projects used C code to implement native extensions for PHP, Ruby, Lua, and other languages; we included such code in our analysis. In a few cases, inline assembly was part of the build process; for example, some configure scripts checked the availability of CPU features by using cpu id. We discarded these cases because inline assembly was not part of the application; however, we checked whether build scripts generated source files with inline assembly, which we then incorporated in our analysis.

\(^1\)Our keywords were: crc, argon, checksum, md5, base64, dna, web server, compression, math, ft, string, aes, simulation, editor, single header library, parser, debugger, ascii, xml, markdown, smtp, sqlite, mp3, sort, json, bitcoin, udp, random, prng, metrics, misc, tree, parser generator, hash, font, gc, i18, and javascript.

34 projects used inline assembly in fairly large program fragments, notably featuring SIMD instructions and using preprocessor-based metaprogramming. Although written using inline assembly constructs, these fragments have more in common with separate (macro) assembly source files. In particular, supporting these would require a close-to-complete implementation of an ISA. We excluded these fragments from our quantitative analysis.

We performed our analysis on unpreprocessed source code to include all inline-assembly fragments independent of compile-time-configuration factors [62]. This is significant because inclusion of inline assembly is often only conditional, achieved by #ifdefs that not only check for various platforms and operating systems, but also for configuration flags, various compilers, compiler versions, and availability of GNU C intrinsics [17]; examining only preprocessed code would have left out many fragments.

2.5 Inline Assembly Constructs

Since inline assembly is not part of the C language standard, compilers differ in the syntax and features provided. In this study, we assume use of the GNU C inline assembly syntax, which is the de-facto standard on Unix platforms, recognizes the `asm` or `__asm__` keywords to specify an inline assembly fragment, and has both “basic” and “extended” flavors. Using basic `asm`, a programmer can specify only the assembler fragment or directive. Use cases for basic assembly are limited; however, in contrast to extended `asm`, basic inline assembly can be used outside of functions. For example,

```
asm(".symver memcpy,memcpy@GLIBC_2.2.5")
```

uses basic inline assembly for a symbol versioning directive (see Section 5).

The more commonly used form is extended `asm`, which also allows specifying output and input operands as well as side effects (e.g., memory modifications). It is specified using

```
asm ( AssemblerTemplate : OutputOperands
[ : InputOperands [ : Clobberers ] ]).
```

Adding the `volatile` keyword restricts the compiler in its optimization; for example, it prevents reachable fragments from being optimized (e.g., by register reallocation).

2.6 Analyzing the Instructions

Our analysis focused on inline assembly fragments found with `grep` in the source code. We searched for strings containing “asm”, which made it unlikely that we missed inline assembly instructions. For the quantitative analysis, we judged whether an inline assembly fragment was used for an x86-64 Linux machine. If so, we manually extracted the fragment and preprocessed it (see the criteria below) using a script created for this purpose.

We assumed that tools would support all addressing modes (e.g., register addressing, immediate addressing, and direct
memory addressing) for a certain instruction. Consequently, we did not gather statistics for different addressing modes. Inline assembly can contain assembler directives that instruct the assembler to perform certain actions, for example, to allocate a global variable. We ignored such assembler directives in our quantitative analysis, but discuss them qualitatively. An exception is the .byte directive, which is sometimes used to specify instructions using their byte representation (and similar cases, see Section 5), for which we assumed their mnemonic (i.e., their textual) representation.

By default, GCC assumes use of the AT&T dialect [8, 9.15.3.1, 9.15.4.2]; however, some projects enabled the Intel syntax instead. Using the AT&T syntax, a size suffix is typically appended to denote the bitwidth of an instruction. An add instruction can, for example, operate on a byte (8 bit), long (32 bit), or quad (64 bit) using addb, addl, and addq, respectively. Using Intel syntax, the size suffix is typically omitted. For consistency, we stripped size suffixes and recorded only the instruction itself (e.g., add). We also applied other criteria to group instructions.²

3 Quantitative Results

Based on our quantitative analysis, we can answer the first three research questions on the use of inline assembly in C projects, the length of fragments used, and the domains in which they occur.

Projects using inline assembly. Our corpus contained 1264 projects, of which 197 projects (15.6%) contained inline assembly for x86-64. The distribution differed between the popular projects and those selected by keywords. Among the most popular 327 projects, 28.1% contained inline assembly, while of the 937 other projects only 11.2% used inline assembly. One possible explanation for this difference is that the popular projects were larger (69 KLOC on average) than the projects selected by keywords (13 KLOC on average).

Density of inline assembly fragments. The percentage of projects with inline assembly is high, which is surprising because many C tools are based on the assumption that inline assembly is rarely used. Nevertheless, in terms of density, inline assembly is rare, with one fragment per 40 KLOC of C code on average. The density of inline assembly is lower for the popular projects (one fragment per 50 KLOC) than for those selected by keywords (one fragment per 31 KLOC).

² The x86 architecture allows adjusting the semantics of an instruction with a preffix. This includes the lock prefix for exclusive access to shared memory, and rep to repeat an instruction a certain number of times. In inline assembly, these prefixes are denoted as individual instructions (e.g., 1ock; cmpxchg). In our survey, we merged the prefix and its instruction and handled them as a single instruction (e.g., 1ock cmpxchg). The xchg instruction has an implicit lock prefix when used with a memory operand. For jump-if-condition-is-met instructions and set-on-condition instructions, several mnemonics exist for the same instruction. We grouped such mnemonics and counted them as the same instruction. We also considered different software interrupts as distinct instructions, since their purposes differ markedly.

RQ1.1: 28.1% of the most popular and 11.2% of the keyword-selected projects contained inline assembly.

Number of fragments per project. To measure the number of inline assembly fragments in a project, we considered only unique fragments because duplicates do not increase the implementation effort (see Figure 2). 36.2% of the projects with inline assembly contained only one unique inline assembly fragment. 93.3% of them contained up to ten unique inline assembly fragments. On average, projects analyzed in detail contained 3.7 unique inline assembly fragments (with a median of 2).

RQ1.2: C projects with inline assembly which were analyzed in detail contained on average 3.7 unique inline assembly fragments (median of 2).

Overview of the fragments. In total, we analyzed 1026 fragments, of which 607 were unique per project. Projects that used inline assembly tended to bundle instructions for several operand sizes in the same source file; consequently, we found 715 fragments that were unique within a single file. Overall, we found 197 unique inline assembly fragments.

Analysis of the fragments. Of the 197 projects with inline assembly, we analyzed the inline assembly in 163 projects (82.7%) in detail. To this end, we extracted each fragment and added it together with metadata about the project to our database, which we then queried for aggregate statistics (e.g., the frequency of instructions). The 34 projects that we did not analyze used complicated macro metaprogramming and/or contained an excessive number of large inline assembly fragments, which made our manual analysis approach infeasible. We call these “big-fragment” codebases. They consisted mostly of mature software projects (such as video players) that used inline assembly for SIMD operations, for which they provided several alternative implementations (e.g., AVX, SSE, SSE2). We assumed that tools need to provide close-to-complete SIMD inline assembly support for these projects, and thus omitted them from the detailed analysis.

RQ2.1: 17.3% of all C projects with inline assembly contained macro-metaprogramming and many large inline assembly fragments that were omitted from our detailed analysis.

Instructions in a fragment. When analyzing instructions in inline assembly fragments, we again considered those fragments that were unique to a project. Typically, they were very short (see Figure 1). 390 (64.3%) of them had only one instruction. 73.3% had up to two instructions. However, we also found inline assembly fragments with up to 438 instructions. The average number of instructions in an inline assembly
Table 1. The 10 most common file names that contained inline assembly and their average numbers of instructions

<table>
<thead>
<tr>
<th>file name</th>
<th>projects</th>
<th>instr.</th>
<th>file name</th>
<th>projects</th>
<th>instr.</th>
</tr>
</thead>
<tbody>
<tr>
<td>sqlite3.c</td>
<td>10</td>
<td>1.0</td>
<td>inffas86.c</td>
<td>4</td>
<td>1.0</td>
</tr>
<tr>
<td>atomic.h</td>
<td>8</td>
<td>3.4</td>
<td>mb.h</td>
<td>4</td>
<td>1.0</td>
</tr>
<tr>
<td>SDL_endian.h</td>
<td>4</td>
<td>2.0</td>
<td>timing.c</td>
<td>4</td>
<td>1.0</td>
</tr>
<tr>
<td>atomic-ops.h</td>
<td>4</td>
<td>2.0</td>
<td>util.h</td>
<td>4</td>
<td>1.0</td>
</tr>
<tr>
<td>configure.ac</td>
<td>4</td>
<td>1.0</td>
<td>util.h</td>
<td>4</td>
<td>2.2</td>
</tr>
</tbody>
</table>

Duplicate fragments. It has been shown that file duplication among GitHub projects—mainly targeting popular libraries copied into many projects—is a common phenomenon [41], which we also observed for the projects we analyzed (see Table 1). For example, many projects contained sqlite3.c, which corresponds to the database with the same name (which uses the rdtsc instruction), SDL_endian.h for the SDL library (which uses inline assembly for endianness conversions), and inffas86.c (which implements a compression algorithm using inline assembly). We did not try to eliminate such duplicate files in the analysis, because the duplication is significant: tool authors have a stronger incentive to implement those inline assembly instructions that are used by many projects.

Project domains. Table 2 classifies the projects into domains and shows how many projects per domain contained inline assembly. We created this table by manually labelling the projects using an ad-hoc vocabulary of seventeen domain labels. Note that the domains differ in extent and intersect in some cases. As expected, the majority of projects were crypto libraries (with SSL/TLS libraries as a subdomain). However, in general, the domains were relatively diverse. In addition to the eleven domains in the table, we also used seven other domain labels (which had fewer than 7 projects each) and were omitted for brevity.

Table 2. Domains of projects that used inline assembly (each domain containing at least 7 projects)

<table>
<thead>
<tr>
<th>domain</th>
<th>projects</th>
<th>#</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>crypto</td>
<td>23</td>
<td>11.7</td>
<td>encryption and decryption algorithms, cryptographic hashes, non-cryptographic hashes, base64 encodings</td>
</tr>
<tr>
<td>networking</td>
<td>20</td>
<td>10.2</td>
<td>protocols, email systems, chat clients, port scanners</td>
</tr>
<tr>
<td>media</td>
<td>17</td>
<td>8.6</td>
<td>video and music players and encoders, audio processing software, image libraries</td>
</tr>
<tr>
<td>database</td>
<td>16</td>
<td>8.1</td>
<td>databases, key/value storages, other in-memory data structures</td>
</tr>
<tr>
<td>language</td>
<td>15</td>
<td>7.6</td>
<td>implementation, compilers, interpreters, virtual machines</td>
</tr>
<tr>
<td>misc</td>
<td>13</td>
<td>6.6</td>
<td>projects not assigned to any domain</td>
</tr>
<tr>
<td>concurrency</td>
<td>9</td>
<td>4.6</td>
<td>concurrency libraries, concurrent data structures</td>
</tr>
<tr>
<td>ssl</td>
<td>8</td>
<td>4.1</td>
<td>SSL/TLS libraries</td>
</tr>
<tr>
<td>string</td>
<td>8</td>
<td>4.1</td>
<td>string algorithms, converters between different formats, parsers</td>
</tr>
<tr>
<td>math</td>
<td>7</td>
<td>3.6</td>
<td>scientific applications, math libraries</td>
</tr>
<tr>
<td>web server</td>
<td>7</td>
<td>3.6</td>
<td></td>
</tr>
</tbody>
</table>

4 Use Cases of Inline Assembly Instructions

We identified four typical use cases for inline assembly. One was to prevent instruction reorderings, either in the compiler (prevented by "compiler barriers") or in the processor, both in single-core execution and between multiple cores (prevented by memory barriers and atomic instructions—see Section 4.1). The second use case was performance optimization, for example, for efficient endianness conversions, hash functions, and bitscans (see Section 4.2). The third use case was to interact with the hardware, for example, to detect CPU features, to obtain precise timing information, random numbers, and manage caches (see Section 4.3). The fourth use case was for more general "management" instructions, for example, moving values, pushing and popping from the stack, and arithmetic instructions (see Section 4.4).

RQ3: Inline assembly is used in many domains, most commonly in projects for crypto, networking, media, databases, language implementations, concurrency, ssl, string and math libraries.

Note that there might be more than one reason for using assembly code: for example, programmers might read the elapsed clock cycles using the rdtsc instruction because...

---

These were: games, general-purpose libraries, reverse engineering, garbage collection, monitoring, and virtualization.
similar C timing functions might not provide the same accuracy; however, they might also use it for efficiency because it has a lower overhead than those functions.

**RQ4:** Inline assembly is used to ensure correct semantics on multiple cores, for performance optimization, to access functionality that is unavailable in C, and to implement arithmetic operations.

For each use case, we denoted in parentheses the percentage of projects that relied on at least one instruction. Some instructions were counted for several use cases; for example, xchg can be used to exchange bytes to convert the endianness of a 16-bit value and has an implicit lock prefix when applied to a memory operand, which is why it can also be used to implement an atomic operation.

We found that most inline assembly instructions can also be issued using compiler intrinsics instead of inline assembly (compiler barriers being the only exception). Although compiler intrinsics are specific to a compiler, they are easier to support in tools because they follow the same conventions as C functions, both syntactically and semantically. For example, unlike inline assembly, compiler intrinsics cannot modify local variables.

### 4.1 Instruction Reordering and Multicore Programming

For threading and concurrency control, most C programs rely on libraries (such as pthreads [9]), compiler intrinsics, and inline assembly instructions. Intrinsics and assembly instructions are used mainly for historical reasons, since atomic operations became standardized only in 2011 [29].

In this section, we describe how inline assembly was used to perform atomic operations and to control the ordering of instructions at the compiler and processor levels.

**Atomic instructions (24.0%).** In 24.0% of the projects, instructions were prefixed to execute atomically to prevent races when data is accessed by multiple threads (see Table 3). More recent code uses C11 atomic instructions as an alternative; for example, the add-and-fetch operation, which is equivalent to lock xaddq, can also be implemented using the C11 atomic_fetch_add function.

**Compiler barriers (24.0%).** C compilers are permitted to reorder instructions that access memory. Unless specially directed, these reorderings are allowed to assume single-threaded execution. A common use case of inline assembly is to implement such a special directive, called a "compiler barrier", telling the compiler to assume an arbitrary side effect to the memory, hence preventing reorderings around the barrier. This is expressed as follows (a memory clobber):

```c
asm volatile("": "r"(ptr): "memory");
```

Such barriers are often necessary in lock-free concurrent programming.

Additionally, compiler barriers were used to prevent the compiler from optimizing away instructions. For example, in Listing 1, the compiler is prevented from removing memset to implement a secure_clear function that can be used to clear sensitive data from memory. A compiler could remove the memset call, for example, if the call is inlined and the memory freed, because the compiler can assume that it is no longer accessible [16]. If so, attackers could exploit a buffer overflow at another location in the program to read the data. Note that the C11 standard specifies the function memset_s, which provides the same guarantees as the secure_clear implementation.

**Listing 1.** Implementing a secure memory-zeroing function

```c
void secure_clear(void *ptr, size_t len) {
    memset(ptr, 0, len);
    asm volatile("": "r"(ptr): "memory");
}
```

**Memory barriers (11.2%).** Not only compilers, but also processors reorder instructions. Memory barriers are used to prevent reorderings by the processor (see Table 4). On x86, they are mostly needed for special cases (e.g., write-combining memory or non-temporal stores), as all memory accesses except store-load are ordered, so a compiler barrier is often sufficient to ensure the desired ordering [1].

**Spin loop hints (15.1%).** We found that 27 projects used the pause instruction as a processor hint in busy-waiting
loops. Busy waiting refers to a tight loop in which a check is performed repeatedly. For example, in spinlocks, a thread repeatedly tries to acquire a lock that has potentially already been acquired by another thread. To remedy the costs of busy waiting in terms of performance and energy, pause causes a short delay and controls speculative execution [48].

4.2 Performance Optimizations
Several inline assembly instruction categories were used to optimize performance, even when the code could have been written in pure C.

**SIMD instructions (6.1% + 34 projects).** In the quantitative analysis, only a few SIMD instructions ranked among the most common instructions, for example, pxor and movdqa (used in 9 and 8 projects, respectively). However, the actual number of projects using SIMD instructions was higher because the 34 “big-fragment” projects that we did not analyze mostly targeted various SIMD instruction sets (e.g., MMX, SSE, and AVX);

**Endianness conversion (25.7%).** A common use case of inline assembly is to change the byte order of a value (see Table 5), for example, when the file format of a read file and the processor differ in their endianness. On x86, the xchg instruction can be used to swap the bytes of 16-bit integers, because x86 allows both the higher and lower byte of a 16-bit register to be addressed. A less common alternative is to use rotation left or right (rol orror) by eight places. For 32-bit and 64-bit values, the bswap instruction is used instead. Half of the projects with instructions for endianness conversions included the SDL library [54] as source files in the repository tree. Using inline assembly to implement endianness conversion is most likely a performance optimization that is no longer needed, because state-of-the-art compilers produce as efficient code [22].

**Hash functions (15.6%).** A number of projects used inline assembly to implement hash functions. This included the crc32 instruction as well as the rol, ror, and shl instructions to compute the CRC32 and SHA hashsums (see Table 6). The shift and rotate instructions could also simply be implemented in C, and current C compilers produce efficient machine code for them [49].

**Bit scan (7.8%).** Several projects used bit-scan instructions to determine the most significant one-bit using bsr (in 12 projects) or the least significant one-bit using bsf (in 7 projects). Both instructions have many applications [68, Sections 5.3 and 5.4]. As bsr corresponds to a log2 function that rounds the result down to the next lower integer, the instruction was often used for this purpose. For an input value, i.e., it is also possible to round the result up by providing the input (value<<1)-1. Bitscan instructions were mostly used by memory allocators such as jemalloc [20] (which was included in four projects) or dlmalloc as well as by compression and math libraries.

**Advanced Encryption Standard (AES) instructions (2.2%).** We found that 2.2% of the projects used inline assembly to speed up AES using AES-NI instructions.

4.3 Functionality Unavailable in C

**Feature detection (28.5%).** The cpuid instruction allows programs to request information about the processor. It was often used to check cache size, facilities for random-number generation, or support for SIMD instructions such as SSE and AVX. Also, perhaps surprisingly, cpuid is defined as a “serializing instruction” in the processor’s out-of-order execution semantics, guaranteeing that all instructions preceding it have been executed and none is moved above it.

**Clock cycle counter (60.9%).** Inline assembly was most commonly used for accurate time measurement using the rdtsc instruction. The rdtsc instruction reads the timestamp counter provided by the CPU. This instruction is both efficient and accurate for measuring the elapsed cycles, which makes it suitable for benchmarking [27]. As the CPU’s out-of-order execution could move the code-to-be-benchmarked before the rdtsc instruction, it is typically used together with a serializing instruction (such as cpuid) when measuring the elapsed clock cycles. To minimize the overhead when measuring the end time, the rdtscp instruction can be used, which also reads the timestamp counter but has serializing properties; to prevent subsequent code from being executed between the start- and end-measuring instructions, another cpuid instruction is needed.

**Debug interrupts (3.9%).** Some projects used an interrupt to programmatically set a breakpoint in the program. If a debugger, such as GDB, is attached to the program, executing a breakpoint causes the program to pause execution. A definition of a breakpoint, for example,

```
#define BREAKPOINT asm("int $0x03")
```

is often selectively enabled through ifdefs, depending on whether the debugging mode in the project is enabled.

**Prefetching data (3.9%).** The prefetch instruction was used in 7 projects. It is a hint to the processor that the memory specified by the operand will be accessed soon, which typically causes it to be moved to the cache. Using a prefetch instruction timely can improve performance, because the latency of fetching data can be bridged. However, as processors provide prefetching mechanisms in hardware, using them correctly requires a thorough understanding of cache semantics [39]. For example, software prefetches that are issued too early can reduce the effectiveness of hardware prefetching by evicting data that is still being used.

**Random numbers (3.4%).** The rdrand instruction was used in 6 projects. It computes a secure random number with an on-chip random-number generator that uses statistical tests to check the quality of the generated numbers [28].
Programmers can verify successful random-number generation by checking the carry flag (CF), for example, by writing its value to a variable (using the setc instruction).

4.4 Supporting Instructions

Some instructions were most commonly used together with other instructions, and we therefore classify them as “supporting instructions”.

Moving and copying data (30.2%). Some inline assembly fragments, mainly those larger in size, contained instructions to copy data to a register before some other instruction accessed this register (see Table 9). While the mov instruction was also used in smaller fragments for that purpose, the instruction could in many cases have been omitted entirely, simply by correctly specifying the input and output constraints and letting the compiler generate the data-movement code. In rarer cases, mov was also used to build a stack trace by retrieving the value of %rbp. Additionally, the push and pop instructions were used to save register values on the stack and restore them. The pushf and popf instructions were used to save and restore processor flags.

Arithmetic operations (21.2%). Arithmetic instructions (see Table 10) were used in larger inline assembly fragments, for example, in vector-reduction arithmetic (e.g., vector summation, inner product, and vector chain product) [47] in crypto and math libraries. Additionally, they were used to implement operations that are not available in standard C.
because signed integer overflow has undefined behavior in C [15]. Inline assembly was also used to implement operations on large integer types; for example, `adc` was used for multi-word additions, because it adds the value of the carry flag to the addition result (e.g., see [13]).

**Control-flow instructions (13.4%).** Control-flow-related instructions were mostly confined to larger inline assembly fragments (see Table 11). Some of these instructions compute condition values (test and `cmp`), while others transfer control flow (e.g., `jmp`). However, they were also used for indirect calls, for example, when implementing `setjmp` and `longjmp` for coroutines. Another example was retying the `rdi` and instruction using `jnc` because it sets `CF≠1` if unsuccessful.

**Set-byte-on-condition (10.6%).** Several projects used instructions that extract a value from the flags register (see Table 12). They were typically used together with instructions that indicate their success via a flag. For example, `rdi` and sets `CF=1` on success, and the flag’s value can be used from C by loading it into a variable using `seetc`. As another example, `cmpxchg` sets `ZF=1` if the values in the operand and destination are equal, which can be checked using `seetc`.

**No-ops (3.9%).** The `nop` operation was used in 7 projects and does not have any semantic effects. Normally, it is used for instruction alignment to improve performance.

**Rep instructions (3.4%).** Instructions with a `rep` prefix were used to implement string operations (see Table 13). The `rep` prefix specifies that an instruction should be repeated a specified number of times. To control the direction of repetition, `clld` was used to clear the direction flag.

### 4.5 Implementing Inline Assembly

One goal was to determine the “low-hanging fruits” when implementing inline assembly. Therefore, the question was how many projects could be supported by implementing only 5% of all x86-64 instructions (i.e., 50 instructions). The result is shown in Table 14. It groups similar instructions that can be easily implemented together in an order that maximizes the number of supported projects with each new group. Note that the order of the implementation makes a difference because a project is considered to be supported only if all the instructions it uses are supported.

First, the timing instructions should be implemented; although `rdtscp` is seldom used, it is similar to `rdtsc` and could be implemented together with it. Next would be the feature detection instructions. For tools that execute C code, the feature detection instructions could also be used to indicate that certain features are missing (e.g., SIMD support), which could then guide the program not to use inline assembly for these features. Some instructions could be implemented as “no-ops”, as they either have no semantic effect (e.g., `prefetch`) or are important only when multithreaded execution needs to be modeled or analyzed (e.g., memory fences). Implementing bit operations and atomics, would allow half of the projects to be supported. Finally, by implementing the other instructions in the table (50 in total), tool writers could support 77.9% of the projects that we analyzed in detail and 64.5% when counting also the projects that we did not analyze in detail. An alternative to implementing `rep movsb` would be `int $0x80`; however, we thought that this instruction is difficult to implement because it is used for system calls, and thus preferred `rep movsb`. In general, we believe that the semantics of most instructions in the table are relatively straightforward to support in comparison with some other portions of the instruction set, such as extensions for hardware transactional memory [72].

**Table 14.** Instruction groups and the percentage of projects covered by them

<table>
<thead>
<tr>
<th>Instruction group</th>
<th>Instructions</th>
<th>Supported Projects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing</td>
<td><code>rdtsc, rdtscp</code></td>
<td>11.0%</td>
</tr>
<tr>
<td>Feature detection</td>
<td><code>cpuid, xgetbv</code></td>
<td>18.4%</td>
</tr>
<tr>
<td>&quot;No-ops&quot;</td>
<td><code>&lt;compiler barrier&gt;, mfence, sfence, lfence, prefetch, nop, int $0x03, pause, ud2</code></td>
<td>28.2%</td>
</tr>
<tr>
<td>Bit operations</td>
<td><code>bset, bsf, or, xor, neg, bswap, shl, rol, rol</code></td>
<td>41.1%</td>
</tr>
<tr>
<td>Atomics</td>
<td><code>lock xchg, lock cmpxchg, lock add, lock add, lock dec, lock inc</code></td>
<td>51.5%</td>
</tr>
<tr>
<td>Moving data</td>
<td><code>mov, push, pop</code></td>
<td>58.9%</td>
</tr>
<tr>
<td>Checksum</td>
<td><code>crc32</code></td>
<td>62.0%</td>
</tr>
<tr>
<td>Flag operations</td>
<td><code>sete/setz, setc/setb, setne/setnz, stc</code></td>
<td>67.5%</td>
</tr>
<tr>
<td>Arithmetics</td>
<td><code>add, sub, mul, adc, lea, div, imul, sbb, inc, dec</code></td>
<td>70.6%</td>
</tr>
<tr>
<td>Random numbers</td>
<td><code>rdrand</code></td>
<td>72.4%</td>
</tr>
<tr>
<td>Control flow</td>
<td><code>jmp, jnb/jae/jnc</code></td>
<td>76.7%</td>
</tr>
<tr>
<td>String operations</td>
<td><code>rep movsb</code></td>
<td>77.9%</td>
</tr>
</tbody>
</table>

**RQ5:** By implementing 50 instructions (5% of x86-64’s total number of instructions) tool writers could support 64.5% of all projects that contain inline assembly.

Note that, depending on the tool, another order could be more suitable—tool writers can consult the database to determine the order that best suits their project.

### 5 Declarative Use Cases of Inline Assembly

Our syntactic analysis naturally turned up uses of the `asm` keyword, but, perhaps surprisingly, not all of these were for
inserting instructions. A small number of projects used it instead for declarative means, for example, to control the behavior of the linker. While many tools can ignore or work around these usages of inline assembly, we discuss some of the examples found as a first step towards characterizing the remaining “soup” of non-C notations used in C codebases, as noted in the Introduction. Additionally, we discuss examples in which a mix of instruction representations was used to encode certain instructions.

Specifying assembler names. Some projects use the inline assembly `asm` keyword to specify the names of symbols, thus preventing name mangling. For example,

```c
AES_ECB_encrypt(...) asm("AES_ECB_encrypt");
```

is a function declaration with an inline assembly label that specifies its symbol name in the machine code. In this example, the function was implemented in macro assembly, so, in order to guarantee binary compatibility, the name must not be mangled. Labels are also used when the symbol cannot be written in plain C (e.g., because it contains special characters that are forbidden in C), and when symbol names need to be accessible by a native function interface.

**Linker warnings.** A few projects used inline assembler directives to emit linker warnings when incompatible or deprecated functions of a library were included. C library implementations often make use of this; for example, using

```c
asm(".section .gnu.warning.gets; .ascii \"Please do not use gets!\"; .text");
```

at global scope causes the linker to emit a warning when the unsecure gets function is linked.

**Symbol versioning.** Several libraries used symbol versioning to refer to older libc functions in order for code compiled on a recent platform to work also on older platforms. A common example is `memcpy`, where current Linux versions link to the relatively new glibc function `memcpy@GLIBC_2.14`. Most other standard library functions link to older glibc versions; for example, `memset` links to `memset@GLIBC_2.2.5`. If the most recent `memcpy` is not needed, and older platforms should be supported, one can directly bind `memcpy` to the older 2.2.5 version, for example, using

```c
asm(".symver memcpy,memcpy@GLIBC_2.2.5");
```

**Register variables.** Programmers can use inline assembly to associate local or global variables with a specific register [24]. For example, one could store an interpreter’s program counter in the `%rsi` register:

```c
register unsigned char *pc asm("%rsi");
```

Such code was used for performance optimization.

**Instruction representations.** Inline assembly instructions are normally written using mnemonics, which are textual representations of the assembly instructions. However, 16.6% of the projects with inline assembly (27 of 163) deviated from this, either by avoiding instruction mnemonics entirely or by combining mnemonics to surprising effect.

A number of projects denoted the pause instruction as `rep; nop`. Even though the `rep` (0x0F3) prefix is unspecified for `nop` (0x90), the resulting opcode corresponds to that of the pause (0x0FE9) instruction. This works because portions of the prefix-opcode space are, in effect, aliased, and the assembler will accept an aliased combination in place of the more direct encoding. In other cases, instructions were directly specified by their opcode, for example, `.byte 0x0f, 0x01, 0xd0` to represent the `xgetbv` instruction. Some projects even mixed both representations within an instruction; for example, `.byte 0x66; clflush %0` was used to specify `clflushopt`, because prepending `0x66` to the opcode of `clflush` (0x0F0FAE) yields the opcode for `clflushopt` (0x660FAE).

Programmers resort to such notations to allow use of older assemblers which fail to recognize mnemonics, but can process opcodes or simpler instructions. Such notations were also used for less common architectures, for example, for VIA’s Padlock extensions [65]. While tool writers could treat common patterns not specified by their mnemonics as special cases, canonicalizing them would be more comprehensive, as also rare or unknown combinations of instruction-representations could be supported.

### 6 Threats to Validity

We used a standard methodology [21] to identify validity threats, which we mitigated where possible. We considered internal validity (i.e., whether we controlled all confounding variables), construct validity (i.e., whether the experiment measured what we wanted to measure), and external validity (i.e., whether our results are generalizable).

#### 6.1 Internal Validity

The greatest threat to internal validity is posed by errors in the analysis. We used a manual best-effort approach to analyze x86-64 inline assembly fragments detected by our string search. It cannot be ruled out that we incorrectly included inline assembly that works only for other architectures (e.g., x86-32), or, conversely, that we rejected some erroneously. To address this, we carefully analyzed inline assembly fragments and repeated analyses when we had doubts or when we found a single inline assembly fragment in several projects, so we believe that errors in the analysis have little impact on the result. A threat in the qualitative analysis is that biases in our judgements influenced the outcome of the study; however, since we also used a quantitative approach, gross distortions or misinterpretations are unlikely.
6.2 Construct Validity
The main threat to construct validity is that we used a source-code-based search to determine the usage of inline assembly. This approach enabled us to analyze the usage of inline assembly independent of conditions such as operating system, compiler and its version, platform, and availability of functions and intrinsics. However, while conducting this survey, we found that some system library headers (which are not part of the project repository) contained inline assembly in macros. For example, GCC provides a cpuinfo.h header file that wraps the cpuid instruction. We ignored such system header libraries, and inspected only the source code of the projects. While we recognize that this could have had a minor impact on the quantitative analysis, we would expect the qualitative analysis to remain unaffected, as the macros were used for the same purposes as inline assembly fragments. Note that, if the goal had been to analyze what inline assembly instructions are actually executed on a given system, a binary-level approach would have been more appropriate. Similarly, to analyze which instructions appear in built binaries in any particular configuration, analysis after C preprocessing would have been more useful.

6.3 External Validity
There are several threats to external validity, which are given by the scope of our work.

Sample Set. One problem could be that the set of projects is not representative of user-level C. To mitigate this and increase the variety of projects, we employed two different strategies to collect samples for analysis, one based on GitHub stars as a proxy for popularity and one based on keywords. Nevertheless, the number of stars of a project might not reflect its popularity, and our search keyword could also bias the results. While inline assembly could differ in domains not represented in the survey, we believe that the overall results would differ only marginally, given the large body of source code that we examined (1264 projects and 56 million LOC).

OS software. We excluded projects with software that typically forms part of an operating system, which we would expect to use more inline assembly than typical user applications, for example, in order to implement interrupt logic, context switches, clearing pages, and for virtualization extensions [5, 42]. The usage of inline assembly in such projects would best be analyzed separately (especially when considering the size of operating systems), which we will consider as part of future work. The findings of our survey are thus not generalizable to such software.

Macro assembly code. We analyzed only inline assembly in detail and not macro assembly, which is stored in separate files. Macro assembly is used to implement larger program parts. This is reflected in the high average number of 888.3 LOC of macro assembly in the 7.8% of projects that used macro assembler. Note that projects with inline assembly were likely to also contain macro assembly, namely with 33.5%. While inline assembly is syntactically and semantically embedded into C code (e.g., C code can access registers, and inline assembly can access local C variables), macro assembler communicates only via the calling convention of the platform. As macro assembly can be called via native function interfaces by C execution environments and allows modular reasoning by analysis tools, we generally ignored it. Our findings are not generalizable to macro assembly.

Architectures. In our study, we focused on x86 inline assembly. However, when inline assembly was used for a particular use case, it was typically implemented for several common architectures (e.g., x86, ARM, and PowerPC). Most projects provided both x86-32 and x86-64 implementations, which were either the same or only slightly different (also see [30]). In rare cases, x86 lacked an inline assembly implementation that other architectures provided; for example, reversing the individual bits in an integer is available on ARM using the instruction rbit, with no equivalent x86 instruction. However, in general, we believe that we would have come to similar conclusions regarding the usage of inline assembly for other mainstream architectures.

GitHub. We performed the survey on open-source GitHub projects, and our findings might not apply to proprietary projects. Additionally, our findings might not be generalizable to older code, where inline assembly may be more frequent, since 89.1% of the projects we analyzed had their first commit in 2008 or later (the year GitHub was launched).

7 Related Work
To the best of our knowledge, inline assembly has to date attracted little research attention, and consequently we consider a wider context of related work.

Linux API usage. Our methodology was inspired by a study of Linux API usage which analyzed the frequency of system calls at the binary level to recommend an implementation order [64]. While we adopted a similar perspective, we analyzed the usage of inline assembly in C projects. Additionally, we directly analyzed the source code because we were interested in inline assembly usage independent of, for example, compilers and compiler versions.

Inline assembly and teaching. Anguita et al. discussed student motivation when learning about assembly-level machine organization in computer architecture classes [2]. In these classes, students were taught instructions that high-level languages lack (e.g., cpuid and rdtsc) and those that can improve the performance of a program (e.g., by prefetching data or using SIMD instructions). We found strong similarities between those instructions and the most frequently used inline assembly instructions, which further supports the validity of both studies.
Linker. Kell et al. studied the semantic role of linkers in C [34]. As with inline assembly, linker features are used in C programs, but transcend the language. Furthermore, some linker-relevant functionality, such as symbol versioning, is expressed in inline assembly.

C preprocessor. Ernst et al. explored the role of the C preprocessor [17]. As with linker features, the C preprocessor is also relied upon by C programs, but is not part of the language. They found that the preprocessor served—among other purposes—to include inline assembly.

Formal verification. Some formal verification approaches support inline assembly and/or macro assembly [5]. For example, Vx86 translates macro assembly to C code by abstracting its functionality [42]. Manual approaches assume that such inline assembly portions need to be converted to C functions [31]. Note that it is more straightforward to translate macro assembler, because C code mixed with assembler typically exchanges values between registers and variables.

Binary analysis. Tools that analyze or process binaries are widely established [3, 4, 11, 35, 46, 56] and could analyze C projects after they have been compiled to machine code. However, they are not always applicable, for example, when analyzing the high-level semantics of a program or when converting between different source languages.

8 Conclusion

We analyzed 1264 GitHub projects to determine the usage of inline assembly in C projects using both quantitative and qualitative analyses.

Our results demonstrate that inline assembly is relatively common in C projects. 28.1% of the most popular C projects contain inline assembly fragments, even when operating-system-level software, which might be more likely to contain inline assembly, is excluded. Inline assembly fragments typically consist of a single instruction, and most projects with inline assembly contain fewer than ten fragments. We found that the majority of projects use the same subset of instructions: by implementing 50 instructions, tool writers could support as much as 64.5% of all projects that contain inline assembly. 17.3% of the remaining projects use macroprogramming techniques and/or many inline assembly fragments, for example, to benefit from SIMD instruction set extensions. By implementing the remainder of the total of 167 instructions and the SIMD instruction set extensions, tool writers could support the majority of projects “in the wild”. Another challenge to implementing inline assembly is that invalid combinations of mnemonics are used that form valid opcodes when converted to machine code.

We found that inline assembly is often used in cryptographic applications. However, networking applications, media applications, databases, language implementations, concurrency libraries, math libraries, text processing and web servers also contain inline assembly. It is therefore likely that tools have to deal with inline assembly, even if they are intended for a specific domain. Inline assembly is used for multicores programming, for example, to implement compiler barriers, memory barriers, and atomics. It is employed for performance optimization, namely for SIMD instructions, endianness conversions, hash functions, and bitscan operations. Further, it is used when a functionality is unavailable in C, for example, for determining the elapsed clock cycles, for feature detection, debug interrupts, data prefetching, and generating secure random numbers. Finally, larger inline assembly fragments use moves, arithmetic instructions, and control flow instructions as “filler” instructions. Interestingly, the inline assembly syntax of compilers is not only used to insert instructions but also to control symbol names, linker warnings, symbol versioning, and register variables.

We believe that the results of our study are important to tool writers who consider adding support for inline assembly. Our study gives guidance on the need for such support and helps to plan and prioritize the implementation of instructions. Additionally, this study could be useful to language designers, as it reveals where plain C is inadequate to a task and where developers fall back on assembler instructions. Finally, compiler writers could obtain feedback on which instructions are frequently used, for example, to handle them specifically in compiler warnings [59] (e.g., by analyzing whether constraints and side effects are specified correctly).

9 Future Work

Our study opened up several directions for future work. One question is how inline assembly influences program correctness, since its use is error-prone; for example, undeclared side effects are not detected by state-of-the-art compilers and might remain as undetected faults or hard-to-debug errors in the source code. This question might be addressed by novel bug-finding tools that specifically target inline assembly. Similarly, an open question is whether compilers handle inline assembly correctly in every case. In recent years, random program generators for testing compilers [50, 60, 71] and other tools [14, 33] have been successful in identifying bugs. Future work could investigate whether generating programs with inline assembly could expose additional compiler bugs. While investigating inline assembly, we found that many programs use compiler intrinsics as an alternative to inline assembly. However, we did not investigate the usage of compiler intrinsics, which could be done as part of a future study. Finally, we believe that our study could be extended, for example, by investigating inline assembly in software (I) that is close to the machine (e.g., in operating systems), (II) in other languages (e.g., in C++), and (III) for other architectures (e.g., for ARM), and by investigating macro assembly.

VEE '18, March 25, 2018, Williamsburg, VA, USA
M. Rigger et al.
Acknowledgments

We thank the anonymous reviewers for their valuable comments and suggestions, and Ingrid Abfalter for her proofreading and editorial assistance. We thank all members of the Virtual Machine Research Group at Oracle Labs and the Institute of System Software at Johannes Kepler University Linz for their support and contributions. The authors from Johannes Kepler University Linz are funded in part by a research grant from Oracle. Kell was supported by EPSRC Programme Grant “REMS: Rigorous Engineering for Mainstream Systems”, EP/K008528/1.

References


An Analysis of x86-64 Inline Assembly in C Programs

VEE ’18, March 25, 2018, Williamsburg, VA, USA

Appendix

Table 15 shows the instructions sorted by their frequency.


Table 15. Instruction table with instructions that were contained in at least 2 projects

<table>
<thead>
<tr>
<th>instruction</th>
<th># projects</th>
<th>% projects</th>
<th>instruction</th>
<th># projects</th>
<th>% projects</th>
<th>instruction</th>
<th># projects</th>
<th>% projects</th>
</tr>
</thead>
<tbody>
<tr>
<td>rdtsc</td>
<td>54</td>
<td>27.4</td>
<td>test</td>
<td>9</td>
<td>4.6</td>
<td>aeskeygena</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>cpuid</td>
<td>50</td>
<td>25.4</td>
<td>jc</td>
<td>8</td>
<td>4.1</td>
<td>cld</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>mov</td>
<td>49</td>
<td>24.9</td>
<td>movdqa</td>
<td>8</td>
<td>4.1</td>
<td>ja</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td></td>
<td>43</td>
<td>21.8</td>
<td>shr</td>
<td>8</td>
<td>4.1</td>
<td>jbe</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>lock xchg</td>
<td>28</td>
<td>14.2</td>
<td>xgetbv</td>
<td>8</td>
<td>4.1</td>
<td>lock bts</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>pause</td>
<td>27</td>
<td>13.7</td>
<td>bsf</td>
<td>7</td>
<td>3.6</td>
<td>lods</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>lock cmpxchg</td>
<td>26</td>
<td>13.2</td>
<td>call</td>
<td>7</td>
<td>3.6</td>
<td>pclmulqdq</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>xor</td>
<td>25</td>
<td>12.7</td>
<td>inc</td>
<td>7</td>
<td>3.6</td>
<td>psllq</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>add</td>
<td>21</td>
<td>10.7</td>
<td>int $0x03</td>
<td>7</td>
<td>3.6</td>
<td>psllq</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>bswap</td>
<td>18</td>
<td>9.1</td>
<td>jnc</td>
<td>7</td>
<td>3.6</td>
<td>psrlq</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>jmp</td>
<td>18</td>
<td>9.1</td>
<td>nop</td>
<td>7</td>
<td>3.6</td>
<td>rep stos</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>lock xadd</td>
<td>17</td>
<td>8.6</td>
<td>por</td>
<td>7</td>
<td>3.6</td>
<td>sar</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>pop</td>
<td>14</td>
<td>7.1</td>
<td>prefetch</td>
<td>7</td>
<td>3.6</td>
<td>setnz</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>push</td>
<td>14</td>
<td>7.1</td>
<td>setc</td>
<td>7</td>
<td>3.6</td>
<td>stos</td>
<td>4</td>
<td>2.0</td>
</tr>
<tr>
<td>cmp</td>
<td>13</td>
<td>6.6</td>
<td>dec</td>
<td>6</td>
<td>3.0</td>
<td>imul</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>mfence</td>
<td>13</td>
<td>6.6</td>
<td>lock add</td>
<td>6</td>
<td>3.0</td>
<td>lock or</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>mul</td>
<td>13</td>
<td>6.6</td>
<td>neg</td>
<td>6</td>
<td>3.0</td>
<td>lock sub</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>sfence</td>
<td>13</td>
<td>6.6</td>
<td>rdrand</td>
<td>6</td>
<td>3.0</td>
<td>movzb</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>sub</td>
<td>13</td>
<td>6.6</td>
<td>rep movs</td>
<td>6</td>
<td>3.0</td>
<td>pand</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>adc</td>
<td>12</td>
<td>6.1</td>
<td>crc32</td>
<td>5</td>
<td>2.5</td>
<td>pushf</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>bsr</td>
<td>12</td>
<td>6.1</td>
<td>lock dec</td>
<td>5</td>
<td>2.5</td>
<td>shr</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>shl</td>
<td>12</td>
<td>6.1</td>
<td>lock inc</td>
<td>5</td>
<td>2.5</td>
<td>div</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>jz</td>
<td>11</td>
<td>5.6</td>
<td>movdqu</td>
<td>5</td>
<td>2.5</td>
<td>emms</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>lea</td>
<td>11</td>
<td>5.6</td>
<td>pshufd</td>
<td>5</td>
<td>2.5</td>
<td>fldcw</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>lfence</td>
<td>11</td>
<td>5.6</td>
<td>psrlq</td>
<td>5</td>
<td>2.5</td>
<td>int $0x80</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>or</td>
<td>11</td>
<td>5.6</td>
<td>rdtscp</td>
<td>5</td>
<td>2.5</td>
<td>jl</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>ror</td>
<td>11</td>
<td>5.6</td>
<td>ret</td>
<td>5</td>
<td>2.5</td>
<td>ldmxcsr</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>jnz</td>
<td>10</td>
<td>5.1</td>
<td>aesdec</td>
<td>4</td>
<td>2.0</td>
<td>lock and</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>setz</td>
<td>10</td>
<td>5.1</td>
<td>aesdeclast</td>
<td>4</td>
<td>2.0</td>
<td>popf</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>and</td>
<td>9</td>
<td>4.6</td>
<td>aesenc</td>
<td>4</td>
<td>2.0</td>
<td>punpcklb</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>pxor</td>
<td>9</td>
<td>4.6</td>
<td>aesenclast</td>
<td>4</td>
<td>2.0</td>
<td>punpckldq</td>
<td>2</td>
<td>1.0</td>
</tr>
<tr>
<td>rol</td>
<td>9</td>
<td>4.6</td>
<td>aesimc</td>
<td>4</td>
<td>2.0</td>
<td>stmxcsr</td>
<td>2</td>
<td>1.0</td>
</tr>
</tbody>
</table>