A Digital Multi-Layer-Perceptron Hardware Architecture based on Three-Dimensional Massively Parallel Optoelectronic Circuits

Maier, K.D. and Beckstein, C. and Blickhan, R. and Fey, D. and Erhard, W. (2001) A Digital Multi-Layer-Perceptron Hardware Architecture based on Three-Dimensional Massively Parallel Optoelectronic Circuits. Informatica, 25 (2). pp. 271-278. ISSN 0350-5596.

The full text of this publication is not available from this repository. (Contact us about this Publication)
Item Type: Article
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800 Electronics (see also: telecommunications)
Divisions: Faculties > Science Technology and Medical Studies > School of Engineering and Digital Arts > Instrumentation, Control and Embedded Systems
Depositing User: Yiqing Liang
Date Deposited: 28 Oct 2008 19:39
Last Modified: 14 Jan 2010 14:24
Resource URI: http://kar.kent.ac.uk/id/eprint/6463 (The current URI for this page, for reference purposes)
  • Depositors only (login required):